



Advanced Doherty Alignment Module (ADAM)


The MMDS36254H is an integrated module designed for use in base station transmitters in conjunction with high power Doherty amplifiers. The device is designed to enable accurate alignment of phase and amplitude on the carrier and peaking amplifiers to ensure performance consistency, in particular for asymmetric implementations. The MMDS36254H enables superior linearity-efficiency trade-off while improving output power. It contains a 90° coupler, digitally selectable phase shifters and step attenuators, and operates from a single voltage supply. The MMDS36254H is suitable for transmit protocols such as W-CDMA, UMTS and LTE using frequencies from 3400 to 3800 MHz, and is controlled using a serial peripheral interface (SPI).

Features

- Frequency: 3400–3800 MHz
- Maximum RF Input Power: 25 dBm (CW)
- Low Loss Power Splitter
- 0.25 dB Step Programmable Attenuators with 7.75 dB Maximum Range
- 6.5° per Bit Phase Shifters with 45.5° Maximum Range
- Power up into a Selectable State
- Single 5 Volt Supply
- Supply Current: 10 mA
- 50 Ohm Operation (no external matching required)
- TTL/CMOS/SPI Interface (1.8 V, 3.3 V Logic)
- Cost-effective 32-pin, 6 mm QFN Surface Mount Plastic Package

MMDS36254HT1

3400–3800 MHz
ADAM – ADVANCED DOHERTY
ALIGNMENT MODULE



QFN 6 × 6




Figure 1. Functional Block Diagram

Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Supply Voltage	V_{DD}	6	V
Logic Inputs (SCLK, LCLK, LEN, PUP, SDI)	V_{in}	-0.5 to +3.63	V
RF Input Power (CW)	P_{in}	25	dBm
Storage Temperature Range	T_{stg}	-65 to +150	°C
Junction Temperature	T_J	150	°C

Table 2. Recommended Operating Conditions

Characteristic	Symbol	Min	Max	Unit
Supply Voltage	V_{DD}	4.5	5.5	V
DC Input Voltage (SCLK, LCLK, LEN, SDI)	V_{in}	0	3.3	V

Table 3. Electrical Characteristics ($V_{DD} = 5$ Vdc, 3600 MHz, $T_A = 25^\circ\text{C}$, 50 ohm system, in NXP Application Circuit)

Characteristic	Symbol	Min	Typ	Max	Unit
Insertion Loss (Includes 3 dB power division and 2.5 dB loss)	I_L	—	6.5	—	dB
Max Transition Time (Rising Edge of LCLK to RF _{out})	$t_{transition}$	—	350	—	ns
Power Input @ 1dB Compression	P1dB	—	39	—	dBm
Supply Current	I_{DD}	9.1	9.7	10.5	mA
Isolation (S32)	S32	—	35	—	dB
Input Return Loss (S11)	IRL	—	15	—	dB
Output Return Loss (S22, S33)	ORL	—	15	—	dB
Phase Step	$\Delta\Phi^{\text{r}}$	—	6.5	—	°/bit
Phase Control Range	$\Delta\Phi$	—	45.5	—	°
Attenuation Step	ΔR^{r}	—	0.25	—	dB/bit
Attenuation Control Range	ΔR	—	7.75	—	dB
Max Input Voltage Logic Low	V_{IL}	—	—	0.4	V
Min Input Voltage Logic High	V_{IH}	1.6	—	—	V
SDO Output Voltage High	V_{OH}	1.8 ⁽¹⁾	—	$0.6 \times V_{DD}$	V
SDO Output Voltage Low	V_{OL}	0	—	0.4	V
Clock Frequency (50% Duty Cycle)	f_{SCLK}	—	—	26	MHz

1. Load = 20 pF @ maximum clock frequency.

Table 4. Thermal Characteristics

Characteristics	Symbol	Value ⁽²⁾	Unit
Thermal Resistance, Junction to Case Case Temperature 78.5°C, $P_{out} = 0.01$ W, Maximum Phase and Attenuation State, $P_{in} = 25$ dBm CW, 3600 MHz, $V_{DD} = 5$ Vdc, $I_{DD} = 11$ mA	$R_{\theta JC}$	10	°C/W

Table 5. ESD Protection Characteristics

Test Methodology	Class
Human Body Model (per JESD22-A114)	1C
Charge Device Model (per JESD22-C101)	C2

Table 6. Moisture Sensitivity Level

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD22-A113, IPC/JEDEC J-STD-020	3	260	°C

Table 7. Ordering Information

Device	Tape and Reel Information	Package
MMDS36254HT1	T1 Suffix = 1,000 Units, 16 mm Tape Width, 7-inch Reel	QFN 6 × 6

2. Refer to AN1955, *Thermal Measurement Methodology of RF Power Amplifiers*. Go to <http://www.nxp.com/RF> and search for AN1955.




Table 8. Package Pin Description

Pin Number	Pin Function	Pin Description
1, 8 ⁽¹⁾	SCLK	Serial Data Clock
2 ⁽²⁾ , 7 ⁽¹⁾	SDO	Serial Data Output
3, 6, 12, 13, 14, 15, 16, 25, 26, 27, 28, 29	N.C.	No Connection
4, 5 ⁽³⁾	RF _{in}	RF Input
9, 32 ⁽¹⁾	SDI	Serial Data Input
10, 31 ⁽¹⁾	LCLK	Latch Clock
11, 30 ⁽¹⁾	V _{DD}	Supply Voltage (attenuators, phase shifters, SPI)
17, 18 ⁽³⁾	RF _{out1}	RF Output 1 (peaking amplifier path)
19	GND	Ground
20 ⁽⁴⁾	LEN	Logic Enable (active low)
21 ⁽⁵⁾	PUP	Power-up Programming: <ul style="list-style-type: none"> • Minimum attenuation/minimum phase (0 dB/0°) • Maximum attenuation/maximum phase (7.75 dB/-45.5°)
22 ⁽⁶⁾	BYP	Internal Core Bypass Voltage (external 100 nF bypass capacitor)
23, 24 ⁽³⁾	RF _{out2}	RF Output 2 (carrier amplifier path)

1. Redundant pins are internally connected. User can connect to either of the internally connected paired pins: 1 and 8, 2 and 7, 9 and 32, 10 and 31, and 11 and 30.
2. The ADAM SPI interface can be connected to a common SPI bus, provided the SDO pin is not connected, and treated as a write-only device.
3. Each RF pin pair should be tied together.
4. Logic low enables normal SPI operation. Logic high disables SPI and places device at 0 dB attenuation and 0° phase shift.
5. Logic low places device at 0 dB attenuation and 0° phase shift at power up. Logic high places device at 7.75 dB attenuation and -45.5° phase shift. Because PUP pin has internal pull up, logic high can be set by no connection to pin. Alternatively, it can be connected to BYP or a user-controlled V_{in}.
6. Requires external capacitive decoupling to ground.

Table 9. Serial Interface Timing Parameters

Symbol	Parameter	Min	Typ	Max	Units
t_{SCLK}	Serial Clock Period	38.5	—	—	ns
t_{SCLKH}	Serial Clock Pulse Width High	10	—	—	ns
t_{SCLKL}	Serial Clock Pulse Width Low	10	—	—	ns
t_{SU}	Serial Data Input Setup Time to SCLK Rising Edge	—	—	5	ns
t_H	Serial Data Input Hold Time from SCLK Rising Edge	—	—	2	ns
t_{OH}	Serial Data Output Hold Time from SCLK Rising Edge	1.6	—	—	ns
t_{OV} (10 pF)	Serial Data Output Propagation Delay from SCLK Rising Edge	—	5	9	ns
t_{OV} (50 pF)	Serial Data Output Propagation Delay from SCLK Rising Edge	—	15	26	ns
t_{OV} (150 pF)	Serial Data Output Propagation Delay from SCLK Rising Edge	—	35	65	ns
t_{SETTLE}	Serial Clock Rising Edge Setup Time to Latch Clock Rising Edge	—	—	27	ns
t_{LCLKH}	Latch Clock Pulse Width High	10	—	—	ns




Figure 3. Serial Interface Timing Diagram




Figure 4. Serial Interface Bits Diagram

Table 10. Logic Truth Table — RF_{in} to RF_{out1}

a7	a6	a5	a4	a3	Att. (dB)
L	L	L	L	L	0
L	L	L	L	H	0.25
L	L	L	H	L	0.5
L	L	L	H	H	0.75
L	L	H	L	L	1.0
L	L	H	L	H	1.25
L	L	H	H	L	1.5
L	L	H	H	H	1.75
L	H	L	L	L	2.0
L	H	L	L	H	2.25
L	H	L	H	L	2.5
L	H	L	H	H	2.75
L	H	H	L	L	3.0
L	H	H	L	H	3.25
L	H	H	H	L	3.5
L	H	H	H	H	3.75
H	L	L	L	L	4.0
H	L	L	L	H	4.25
H	L	L	H	L	4.5
H	L	L	H	H	4.75
H	L	H	L	L	5.0
H	L	H	L	H	5.25
H	L	H	H	L	5.5
H	L	H	H	H	5.75
H	H	L	L	L	6.0
H	H	L	L	H	6.25
H	H	L	H	L	6.5
H	H	L	H	H	6.75
H	H	H	L	L	7.0
H	H	H	L	H	7.25
H	H	H	H	L	7.5
H	H	H	H	H	7.75

a2	a1	a0	Phase Shift (°)
L	L	L	0
L	L	H	-6.5
L	H	L	-13
L	H	H	-19.5
H	L	L	-26
H	L	H	-32.5
H	H	L	-39
H	H	H	-45.5

Table 11. Logic Truth Table — RF_{in} to RF_{out2}

b7	b6	b5	b4	b3	Att. (dB)
L	L	L	L	L	0
L	L	L	L	H	0.25
L	L	L	H	L	0.5
L	L	L	H	H	0.75
L	L	H	L	L	1.0
L	L	H	L	H	1.25
L	L	H	H	L	1.5
L	L	H	H	H	1.75
L	H	L	L	L	2.0
L	H	L	L	H	2.25
L	H	L	H	L	2.5
L	H	L	H	H	2.75
L	H	H	L	L	3.0
L	H	H	L	H	3.25
L	H	H	H	L	3.5
L	H	H	H	H	3.75
H	L	L	L	L	4.0
H	L	L	L	H	4.25
H	L	L	H	L	4.5
H	L	L	H	H	4.75
H	L	H	L	L	5.0
H	L	H	L	H	5.25
H	L	H	H	L	5.5
H	L	H	H	H	5.75
H	H	L	L	L	6.0
H	H	L	L	H	6.25
H	H	L	H	L	6.5
H	H	L	H	H	6.75
H	H	H	L	L	7.0
H	H	H	L	H	7.25
H	H	H	H	L	7.5
H	H	H	H	H	7.75

b2	b1	b0	Phase Shift (°)
L	L	L	0
L	L	H	-6.5
L	H	L	-13
L	H	H	-19.5
H	L	L	-26
H	L	H	-32.5
H	H	L	-39
H	H	H	-45.5

Note: ADAM contains a 32-bit shift register, with the last bit connected to the SDO signal. The SDO pin is intended for daisy-chaining multiple ADAM devices rather than being used as an SPI bus connection; the SDO output is always actively driven, so it should not be directly connected to the SPI bus.

Table 12. Power-up Programming (PUP) State

LCLK	PUP	Function
X	0	Minimum Attenuation/Minimum Phase (0 dB/0°)
X	1	Maximum Attenuation/Maximum Phase (7.75 dB/-45.5°)
On 1st rising edge	X	Normal Operation on 1st Rising Edge LCLK and Subsequent Rising Edges




Figure 5. Typical Doherty Base Station Alignment Block Diagram





Figure 6. MMDS36254H Test Circuit Schematic

Table 13. MMDS36254H Test Circuit Component Designations and Values

Part	Description	Part Number	Manufacturer
C1	22 pF Chip Capacitor	GRM1885C1H220JA01J	Murata
C2	100 pF Chip Capacitor	GRM1885C1H101JA01J	Murata
C3, C4	Components Not Placed		
C5	0.1 μ F Chip Capacitor	GRM155R61A104KA01D	Murata
PCB	0.02", $\epsilon_r = 3.48$	RO4350	Rogers




Note: Component numbers C3* and C4* are labeled on board but not placed.

Figure 7. MMDS36254H Test Circuit Component Layout

Table 13. MMDS36254H Test Circuit Component Designations and Values


Part	Description	Part Number	Manufacturer
C1	22 pF Chip Capacitor	GRM1885C1H220JA01J	Murata
C2	100 pF Chip Capacitor	GRM1885C1H101JA01J	Murata
C3, C4	Components Not Placed		
C5	0.1 μ F Chip Capacitor	GRM155R61A104KA01D	Murata
PCB	0.02", $\epsilon_r = 3.48$	RO4350	Rogers

(Test Circuit Component Designations and Values repeated for reference.)




Note: S21 is a combination of static insertion loss and selected path attenuation.

Figure 8. S21 versus Attenuation State versus Frequency



Note: S31 is a combination of static insertion loss and selected path attenuation.

Figure 9. S31 versus Attenuation State versus Frequency



Note: The phase angle difference is a combination of insertion phase and selected phase adjustment.

Figure 10. Phase Angle Difference of S21 and S31 versus Phase State versus Frequency




Figure 11. S11 versus Frequency




Figure 12. S22 versus Frequency




Figure 13. S23 versus Frequency




Figure 14. S33 versus Frequency

Note: A total of 512 states are plotted in Figures 11 to 14. Graph measurements include 256 states for the carrier side (combinations of all phase and amplitude states), with the peaking side set to 0 dB attenuation and 0° phase. Measurements also include 256 states for the peaking side (combinations of all phase and amplitude states) with the carrier side set to 0 dB attenuation and 0° phase.




Figure 15. S21 versus Attenuation State versus Temperature




Figure 16. S31 versus Attenuation State versus Temperature




Figure 17. Phase Angle Difference of S21 and S31 versus Phase State versus Temperature





Figure 18. PCB Pad Layout for QFN 6 x 6




Figure 19. Product Marking

PACKAGE DIMENSIONS



© NXP SEMICONDUCTORS N. V. ALL RIGHTS RESERVED	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: THERMALLY ENHANCED QUAD FLAT NON-LEADED PACKAGE (QFN) 6 X 6 X 0.85, 32 I/O, 0.5 PITCH	DOCUMENT NO: 98ASA00395D	REV: A
	STANDARD: NON-JEDEC	
	SOT866-2	08 JAN 2016



DETAIL G
VIEW ROTATED 90° CW

© NXP SEMICONDUCTORS N. V. ALL RIGHTS RESERVED	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: THERMALLY ENHANCED QUAD FLAT NON-LEADED PACKAGE (QFN) 6 X 6 X 0.85, 32 I/O, 0.5 PITCH	DOCUMENT NO: 98ASA00395D	REV: A
	STANDARD: NON-JEDEC	
	SOT866-2	08 JAN 2016

NOTE:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING & TOLERANCING PER ASME Y14.5 – 2009.
3. THIS DIMENSION APPLIES TO METALIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP.
4. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. THIS DIMENSION APPLIES ONLY FOR TERMINALS.
6. MOLD FLASH OR PLATING COVERAGE ON THE RING PAD AREA SHALL BE ALLOWABLE

© NXP SEMICONDUCTORS N. V. ALL RIGHTS RESERVED	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: THERMALLY ENHANCED QUAD FLAT NON-LEADED PACKAGE (QFN) 6 X 6 X 0.85, 32 I/O, 0.5 PITCH		DOCUMENT NO: 98ASA00395D	REV: A
		STANDARD: NON-JEDEC	
		SOT866-2	08 JAN 2016

PRODUCT DOCUMENTATION, SOFTWARE AND TOOLS

Refer to the following resources to aid your design process.

Application Notes

- AN1955: Thermal Measurement Methodology of RF Power Amplifiers

Development Tools

- Printed Circuit Boards
- Evaluation/Development Boards and Systems (file includes ADAM User's Guide)

To Download Resources Specific to a Given Part Number:

1. Go to <http://www.nxp.com/RF>
2. Search by part number
3. Click part number link
4. Choose the desired resource from the drop down menu

FAILURE ANALYSIS

At this time, because of the physical characteristics of the part, failure analysis is limited to electrical signature analysis. In cases where NXP is contractually obligated to perform failure analysis (FA) services, full FA may be performed by third party vendors with moderate success. For updates contact your local NXP Sales Office.

REVISION HISTORY

The following table summarizes revisions to this document.

Revision	Date	Description
0	Jan. 2018	• Initial release of data sheet

How to Reach Us:

Home Page:
nxp.com

Web Support:
nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, Freescale and the Freescale logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners.
© 2018 NXP B.V.

