

# VR5510

Multi-Output PMIC with SMPS and LDO

Rev. 5 — 6 April 2022

Product data sheet

## 1 General Description

---

The VR5510 is an automotive multi-output power management IC that focuses on Gateway, In-Vehicle Networks, Domain controllers, Telematics and V2X Communications. The device includes multiple high-efficiency switch modes and linear voltage regulators. It offers external frequency synchronization on inputs and outputs for optimized system EMC performance.

The VR5510 includes enhanced safety features with fail-safe outputs. The device covers ASIL B and ASIL D safety integrity levels. It complies with the ISO 26262 standard and is qualified in accordance with AEC-Q100 rev H (Grade1, MSL3). The VR5510 can be fully utilized in safety-oriented system partitioning and can also be configured to operate as a nonsafety QM-version part.

The VR5510 is available in several versions that support a variety of safety applications and offer numerous choices with respect to the number of output rails, output voltage settings, operating frequencies, and power-up sequencing.



## 2 Simplified Application Diagram




Figure 1. VR5510 simplified application diagram

## 3 Features and Benefits

- 60 VDC maximum input voltage
- VPRE synchronous buck controller with external MOSFETs; Configurable output voltage, switching frequency, and current capability up to 10 A
- Low-voltage integrated synchronous BUCK1 and BUCK2 converters dedicated to MCU core supply with SVS/DVS capability; Configurable output voltage and current capability up to 3.6 A peak; Dual-phase operation to extend the current capability up to 7.2 A peak
- Low-voltage integrated synchronous BUCK3 converter; Configurable output voltage and current capability up to 3.6 A peak
- BOOST converter with integrated low-side switch; Configurable output voltage and input current capability up to 2.25 A peak
- 3x linear voltage regulators (LDOx) for MCU IOs, DDR and ADC supplies; Configurable output voltage and current capability up to 400 mA
- High-voltage linear regulator (HVLDO) with current capability up to 10 mA in LDO mode and 100 mA in Switch Mode

- EMC optimization techniques, including SMPS frequency synchronization, spread spectrum, slew rate control, manual frequency tuning
- Low-power standby mode with very low quiescent current (35 µA with VPRES and HVLDO ON)
- 2x input pins for wake-up detection and battery voltage sense
- Device control via I<sup>2</sup>C interface with CRC (up to 3.4 MHz)
- Dual device operation possible via dedicated synchronization pin
- Scalable portfolio from QM to ASIL B to ASIL D with Independent Monitoring Circuitry, dedicated interface for MCU monitoring, simple and challenger watchdog function, Power good, Reset and Interrupt, Built-in Self-Test, Fail-safe output
- Configuration by OTP programming; Prototype enablement to support custom setting during project development in engineering mode

## 4 Applications

- Gateway
- In-Vehicle Networks
- Domain controllers
- Telematics
- V2X Communications

## 5 Ordering Information

Table 1 shows the VR5510 part numbers available for purchase and highlights the key features associated with each part.

Table 1. Orderable parts

Family	Part Number <sup>[1]</sup> <sup>[2]</sup> <sup>[3]</sup>	Processor/ memory	Reference design	Safety Level	Auto / Indus	OTP ID
VR5510 <sup>[2]</sup>	MVR5510AMDA0ES	Nonprogrammed <sup>[4]</sup>		ASIL D	Auto <sup>[5]</sup>	NA
	MVR5510AMBA0ES	Nonprogrammed <sup>[4]</sup>		ASIL B	Auto	NA
	MVR5510AMMA0ES	Nonprogrammed <sup>[4]</sup>		QM	Auto	NA
	MVR5510AVMA0EP	Nonprogrammed <sup>[4]</sup>		QM	Indus <sup>[5]</sup>	NA
	MVR5510AMDA4ES	S32G / LPDDR4	S32G-VNP-RDB	ASIL D	Auto	<a href="http://www.nxp.com/MVR5510AMDA4ES-OTP-Report">http://www.nxp.com/MVR5510AMDA4ES-OTP-Report</a>
	MVR5510AMBA4ES	S32G / LPDDR4	S32G-VNP-RDB	ASIL B	Auto	<a href="http://www.nxp.com/MVR5510AMBA4ES-OTP-Report">http://www.nxp.com/MVR5510AMBA4ES-OTP-Report</a>
	MVR5510AMMA4ES	S32G / LPDDR4		QM	Auto	<a href="http://www.nxp.com/MVR5510AMMA4ES-OTP-Report">http://www.nxp.com/MVR5510AMMA4ES-OTP-Report</a>
	MVR5510AVMA4EP	S32G / LPDDR4		QM	Indus	<a href="http://www.nxp.com/MVR5510AVMA4EP-OTP-Report">http://www.nxp.com/MVR5510AVMA4EP-OTP-Report</a>
	MVR5510AMDAHES	S32G / LPDDR4	S32G-VNP-RDB2	ASIL D	Auto	<a href="http://www.nxp.com/MVR5510AMDAHES-OTP-Report">http://www.nxp.com/MVR5510AMDAHES-OTP-Report</a>
	MVR5510AMBAHES	S32G / LPDDR4	S32G-VNP-RDB2	ASIL B	Auto	<a href="http://www.nxp.com/MVR5510AMBAHES-OTP-Report">http://www.nxp.com/MVR5510AMBAHES-OTP-Report</a>
	MVR5510AMMAHES	S32G / LPDDR4		QM	Auto	<a href="http://www.nxp.com/MVR5510AMMAHES-OTP-Report">http://www.nxp.com/MVR5510AMMAHES-OTP-Report</a>
	MVR5510AVMAHEP	S32G / LPDDR4		QM	Indus	<a href="http://www.nxp.com/MVR5510AVMAHEP-OTP-Report">http://www.nxp.com/MVR5510AVMAHEP-OTP-Report</a>
	MVR5510AMDA6ES	S32G / DDR3L		ASIL D	Auto	<a href="http://www.nxp.com/MVR5510AMDA6ES-OTP-Report">http://www.nxp.com/MVR5510AMDA6ES-OTP-Report</a>
	MVR5510AMBA6ES	S32G / DDR3L		ASIL B	Auto	<a href="http://www.nxp.com/MVR5510AMBA6ES-OTP-Report">http://www.nxp.com/MVR5510AMBA6ES-OTP-Report</a>
MVR5510AMMA6ES	S32G / DDR3L		QM	Auto	<a href="http://www.nxp.com/MVR5510AMMA6ES-OTP-Report">http://www.nxp.com/MVR5510AMMA6ES-OTP-Report</a>	

Table 1. Orderable parts...continued

Family	Part Number <sup>[1]</sup> <sup>[2]</sup> <sup>[3]</sup>	Processor/ memory	Reference design	Safety Level	Auto / Indus	OTP ID
	MVR5510AVMA6EP	S32G / DDR3L		QM	Indus	<a href="http://www.nxp.com/MVR5510AVMA6EP-OTP-Report">http://www.nxp.com/MVR5510AVMA6EP-OTP-Report</a>
	MVR5510AMBALES	S32G3 / LPDDR4		ASIL B	Auto	<a href="http://www.nxp.com/MVR5510AMBALES-OTP-REPORT">http://www.nxp.com/MVR5510AMBALES-OTP-REPORT</a>
	MVR5510AMBANES	S32G3 / DDR3L		ASIL B	Auto	<a href="http://www.nxp.com/MVR5510AMBANES-OTP-REPORT">http://www.nxp.com/MVR5510AMBANES-OTP-REPORT</a>
	MVR5510AMDALES	S32G3 / LPDDR4	S32G-VNP-R DB3 S32G-VNP-E VB3	ASIL D	Auto	<a href="http://www.nxp.com/MVR5510AMDALES-OTP-REPORT">http://www.nxp.com/MVR5510AMDALES-OTP-REPORT</a>
	MVR5510AMDANES	S32G3 / DDR3L		ASIL D	Auto	<a href="http://www.nxp.com/MVR5510AMDANES-OTP-REPORT">http://www.nxp.com/MVR5510AMDANES-OTP-REPORT</a>
	MVR5510AMMALES	S32G3 / LPDDR4		QM	Auto	<a href="http://www.nxp.com/MVR5510AMMALES-OTP-REPORT">http://www.nxp.com/MVR5510AMMALES-OTP-REPORT</a>
	MVR5510AMMANES	S32G3 / DDR3L		QM	Auto	<a href="http://www.nxp.com/MVR5510AMMANES-OTP-REPORT">http://www.nxp.com/MVR5510AMMANES-OTP-REPORT</a>
	MVR5510AVMALEP	S32G3 / LPDDR4		QM	Indus	<a href="http://www.nxp.com/MVR5510AVMALEP-OTP-REPORT">http://www.nxp.com/MVR5510AVMALEP-OTP-REPORT</a>
	MVR5510AVMANEP	S32G3 / DDR3L		QM	Indus	<a href="http://www.nxp.com/MVR5510AVMANEP-OTP-REPORT">http://www.nxp.com/MVR5510AVMANEP-OTP-REPORT</a>

[1] Part number delivery suffix: add R2 for tape & reel

[2] P are Prerelease parts, M are Production parts

[3] 8x8 56-pin QFN-EP

[4] See [Section 22.2](#) for more details about safety features for each safety level.

[5] Automotive package available as wettable flank; Industrial package not available as wettable flank

6 Internal Block Diagram





Figure 2. Internal block diagram

7 Pinout Information



7.1 Pin description

Table 2. VR5510 pin descriptions

Pin	Name	Type	Connection if not used	Description
1	PWRON2	A_IN	External pull down to GND	Power enable input 2
2	STBY	D_IN	Open	Standby pin
3	VBOOST	A_IN	Refer to <a href="#">Section 11 "Low Voltage Boost: VBOOST"</a>	Boost voltage feedback
4	STBY_PGOOD	D_OUT	Open	Standby PGOOD Pin output dedicated to S32G
5	BOOST_LS	P_IN	Refer to <a href="#">Section 11 "Low Voltage Boost: VBOOST"</a>	Boost Low Side Drain of internal MOSFET
6	BUCK3_IN	P_IN	Open	Low Voltage Buck3 input voltage
7	BUCK3_SW	P_OUT	Open	Low Voltage Buck3 switching node
8	VDDIO	A_IN	Connection mandatory	Input supply for the digital interfaces (I <sup>2</sup> C, Interrupt, FIN and FOUT), 1.8 V or 3.3 V
9	BUCK3_FB	A_IN	Open	Low Voltage Buck3 voltage feedback
10	SCL	D_IN	External pull down to GND	I <sup>2</sup> C Bus. Clock input

Table 2. VR5510 pin descriptions...continued

Pin	Name	Type	Connection if not used	Description
11	SDA	D_IN/OUT	External pull down to GND	I <sup>2</sup> C Bus. Bidirectional data line
12	VMON4	A_IN	Open, refer <a href="#">Section 22 "Safety"</a>	Voltage monitoring input 4
13	VMON3	A_IN	Open, refer to <a href="#">Section 22 "Safety"</a>	Voltage monitoring input 3
14	FS0B	D_OUT	Open, refer to <a href="#">Section 22 "Safety"</a>	Fail-safe Output 0. Active Low. Open drain structure.
15	VMON2	A_IN	Open, refer to <a href="#">Section 22 "Safety"</a>	Voltage monitoring input 2
16	VMON1	A_IN	Open, refer to <a href="#">Section 22 "Safety"</a>	Voltage monitoring input 1
17	VCOREMON	A_IN	Connection mandatory	VCORE monitoring input: Must be connected to Buck1 output voltage or Buck1/2 in dual phase
18	PGOOD	D_OUT	Connection mandatory	Power good output
19	RSTB	D_OUT/IN	Connection mandatory	Reset output. Active Low. The main function is to reset the MCU. Reset input voltage is monitored to detect external reset and fault conditions
20	FIN	D_IN	External pull down to GND	Frequency synchronization input
21	GNDFS	GND	Connection mandatory	Fail-safe ground
22	VDIG	A_OUT	Connection mandatory	VDIG output pin. A 1 $\mu$ F capacitor is required at this pin
23	VANA	A_OUT	Connection mandatory	VANA output pin; A 1 $\mu$ F capacitor is required at this pin
24	FOUT/AMUX	D_OUT/A_OUT	Open	Frequency synchronization output
25	LV_HVLDO_IN	P_IN	Open	Low Voltage HVLDO Input
26	HVLDO	P_OUT	Open	HVLDO output voltage
27	VDDOTP	A_IN	Pull down to GND	Voltage for OTP fuse programming and Debug mode
28	HV_HVLDO_IN	P_IN	Open	High Voltage HVLDO Input
29	PSYNC	D_IN/D_OUT	Open or pull down to GND	Power Synchronization input/output
30	FCCU2	D_IN	Pull up to VDDIO with a 5.1 k $\Omega$ resistor	Fault Collection and Control Unit input 2.
31	FCCU1/WDI	D_IN	Pull down to GND with a 22 k $\Omega$ resistor	Fault Collection and Control Unit input 2.
32	BUCK2_FB	A_IN	Open	Low Voltage Buck2 voltage feedback
33	INTB	D_OUT	Open	Interrupt output
34	BUCK2_SW	P_OUT	Open	Low Voltage Buck2 switching node
35	BUCK2_IN	P_IN	Open	Low Voltage Buck2 input voltage
36	BUCK1_IN	P_IN	Connection mandatory	Low Voltage Buck1 input voltage

Table 2. VR5510 pin descriptions...continued

Pin	Name	Type	Connection if not used	Description
37	BUCK1_SW	P_OUT	Connection mandatory	Low Voltage Buck1 switching node
38	LDO3	P_OUT	Open	Output of the voltage regulator LDO3
39	BUCK1_FB	A_IN	Connection mandatory	Low Voltage Buck1 voltage feedback
40	LDO3_IN	P_IN	Open	Input of the voltage regulator LDO3
41	PRE_COMP	A_IN	Refer to <a href="#">Section 28.3.2 "VPRE"</a>	VPRE, High Voltage Buck Controller compensation network
42	PRE_CSP	A_IN	Refer to <a href="#">Section 28.3.2 "VPRE"</a>	VPRE, High Voltage Buck Controller current sense positive input
43	PRE_GLS	A_OUT	Refer to <a href="#">Section 28.3.2 "VPRE"</a>	VPRE, Low Side gate driver output for external MOSFET
44	PRE_SW	P_OUT	Refer to <a href="#">Section 28.3.2 "VPRE"</a>	VPRE, High Voltage Buck Controller switching output
45	PRE_GHS	A_OUT	Refer to <a href="#">Section 28.3.2 "VPRE"</a>	VPRE, High Side gate driver output for external MOSFET
46	PRE_BOOT	A_IN/A_OUT	Refer to <a href="#">Section 28.3.2 "VPRE"</a>	VPRE, High Voltage Buck Controller bootstrap connection. A capacitor is required at this pin
47	VBOS	P_OUT	Connection mandatory	Best of supply output voltage pin.
48	PRE_FB	A_IN	Refer to <a href="#">Section 28.3.2 "VPRE"</a>	VPRE, High Voltage Buck Controller feedback voltage and current sense negative input
49	PWRON1	A_IN	External pull down to GND	Power Enable input 1
50	VSUP1	A_IN	Connection mandatory	Power supply 1 of the device. An external reverse battery protection diode in series is mandatory. Add a 0.1 $\mu$ F decoupling close to VSUP1/2 points.
51	VSUP2	A_IN	Connection mandatory	Power supply 2 of the device. An external reverse battery protection diode in series is mandatory
52	GND	GND	Connection mandatory	Main ground
53	LDO1_IN	P_IN	Open	Linear regulator 1 input voltage
54	LDO1	P_OUT	Open	Linear regulator 1 output voltage
55	LDO2	P_OUT	Open	Linear regulator 2 output voltage
56	LDO2_IN	P_IN	Open	Linear regulator 2 input voltage
57	EP	GND	Connection mandatory	Exposed pad. Must be connected to GND

A: Analog, D: Digital, P: Power



## 8 General Product Characteristics

### 8.1 Maximum ratings

All voltages are with respect to ground, unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Table 3. Maximum ratings

Symbol	Description (Rating)	Min	Max	Unit
<b>Voltage ratings</b>				
VSUP1/2, PWRON1, HV_HVLDO_IN	DC Voltage at Power Supply VSUP1/2, PWRON1, HV_HVLDO_IN pins	-0.3	60	V
PRE_SW	DC Voltage at PRE_SW pin	-2.0	60	V
VMONx, FS0B	DC Voltage at VMON1,2,3,4, VCOREMON, FS0B pins	-0.3	60	V
BUCKx_SW	Low Voltage Buckx switching node	-0.3	5.5	V
PRE_GHS, PRE_BOOT	DC Voltage at PRE_GHS, PRE_BOOT pins	-0.3	65.5	V
VDDOTP,	DC Voltage at VDDOTP	-0.3	10	V
VBOOST, BOOST_LS, LDO1_IN	DC Voltage at BOOST_LS, VBOOST, LDO1_IN pins	-0.3	8.5	V
VDIG, VANA	DC Voltage at VDIG, VANA pins	-0.3	1.65	V
All other pins	DC Voltage at all other pins	-0.3	5.5	V
<b>ESD ratings</b>				
Human Body Model (JESD22/A114): 100 pF, 1.5 kΩ				
V <sub>ESD_HBM1</sub>	All pins	-2.0	2.0	kV
Charge Device Model (JESD22/C101)				
V <sub>ESD_CDM1</sub>	All pins	-500	500	V
GUN (VSUP1, VSUP2, HV_HVLDO_IN, PWRON1, FS0B, VDDOTP)				
V <sub>ESD_GUN1</sub>	Discharged contact test - 330 Ω/150 pF - IEC61000-4-2	-8	8	kV
V <sub>ESD_GUN2</sub>	Discharged contact test - 2 kΩ/150 pF - ISO10605:2008	-8	8	kV
V <sub>ESD_GUN3</sub>	Discharged contact test - 2 kΩ/330 pF - ISO10605:2008	-8	8	kV

### 8.2 Electrical characteristics


$T_A = -40\text{ }^{\circ}\text{C}$  to  $125\text{ }^{\circ}\text{C}$ , unless otherwise specified.  $VSUP = VSUP_{UVH}$  to 36 V, unless otherwise specified. All voltages referenced to ground.

Table 4. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>Power Supply</b>					
I <sub>VSUP_NORMAL</sub>	Current in Normal Mode, all regulators ON (I <sub>OUT</sub> =0)	—	15	25	mA
Q <sub>i</sub> STBY	Current in Standby Mode, all regulators OFF, except VP <sub>PRE</sub> , HV <sub>LDO</sub> T <sub>j</sub> = 25° C, (I <sub>OUT</sub> =0), VSUP = 12 V	—	35	50	µA
	Current in Standby Mode, all regulators OFF, except VP <sub>PRE</sub> , HV <sub>LDO</sub> , BUCK3, LDO2, T <sub>j</sub> = 25° C, (I <sub>OUT</sub> =0), VSUP = 12 V	—	85	—	µA
Q <sub>i</sub> D <sub>SM</sub>	Current in Deep Sleep Mode, all regulators OFF, except HV <sub>LDO</sub> , T <sub>j</sub> = 25° C (I <sub>OUT</sub> =0), VSUP = 12 V	—	15	25	µA
Q <sub>i</sub> OFF	Current in OFF Mode, T <sub>j</sub> = 25° C, VSUP = 12 V	—	15	25	µA
V <sub>SUP_UV7</sub>	VSUP under-voltage threshold (7 V)	7.2	7.5	7.8	V
V <sub>SUP_UVH</sub>	VSUP under-voltage threshold high (during power up and V <sub>sup</sub> rising) OTP configuration VSUPCFG_OTP = 0 [1]	4.7	—	5.1	V
	VSUP under-voltage threshold high (during power up and V <sub>sup</sub> rising) OTP configuration VSUPCFG_OTP = 1 [1]	6	—	6.4	V
V <sub>SUP_UVL</sub>	VSUP under-voltage threshold low (during power-up and V <sub>sup</sub> falling) OTP configuration VSUPCFG_OTP = 0	4.0	—	4.4	V
	VSUP under-voltage threshold low (during power-up and V <sub>sup</sub> falling) OTP configuration VSUPCFG_OTP = 1	5.3	—	5.7	V
T <sub>SUP_UV</sub>	V <sub>SUP_UV7</sub> , V <sub>SUP_UVH</sub> and V <sub>SUP_UVL</sub> filtering time	6	10	15	µs
VP <sub>PRE_POR</sub> , VBOS_POR, VSUP_POR	VR5510 transitions to Unpowered state (also active in Standby mode)	2.5	2.6	2.7	V
<b>Interface supply pins</b>					
V <sub>DDIO</sub>	VDDIO supply voltage range	1.75	—	3.4	V

[1] VSUPCFG\_OTP should be set to 1 if VP<sub>PRE</sub> > 4.5 V

### 8.3 Operating range



Below the VSUP\_UVH threshold, the extended operation range depends on the VP<sub>PRE</sub> output voltage configuration and the external components.

- When VP<sub>PRE</sub> is configured at 5 V, VP<sub>PRE</sub> might not remain in its regulation range
- VSUP minimum voltage depends on the external components (LPI\_DCR) and the application conditions (IP<sub>PRE</sub>, F\_VPRESW).

When VPRE is switching at 455 kHz, the VR5510 maximum continuous operating voltage is 36 V. The part is validated at 48 V for a limited duration of 15 minutes at room temperature to satisfy the jump-start requirement of 24 V applications. It can sustain a 58 V load dump without external protection.

When VPRE is switching at 2.2 MHz, the VR5510 maximum continuous operating voltage is 18 V. The part is validated at 26 V for limited duration of 2 minutes at room temperature to satisfy the jump-start requirement of 12 V applications and a 35 V load dump.

### 8.4 Thermal ratings

Table 5. Thermal ratings

Symbol	Parameter	Conditions	Min	Max	Unit
R <sub>θJA</sub>	Thermal Resistance Junction to Ambient <sup>[1]</sup>	2s2p circuit board <sup>[2]</sup>	—	27	°C/W
R <sub>θJA</sub>	Thermal Resistance Junction to Ambient <sup>[1]</sup>	2s8p circuit board <sup>[2]</sup>	—	17	°C/W
R <sub>θJB</sub>	Junction to Board Thermal Resistance	2s2p circuit board <sup>[2]</sup>	—	22	°C/W
R <sub>θJB</sub>	Junction to Board Thermal Resistance	2s8p circuit board <sup>[2]</sup>	—	15	°C/W
R <sub>θJC_BOTTOM</sub>	Junction to Case Bottom Thermal Resistance	2s8p and 2s2p circuit board <sup>[2]</sup>	—	1.5	°C/W
R <sub>θJC_TOP</sub>	Junction to Case Top Thermal Resistance	2s8p and 2s2p circuit board <sup>[2]</sup>	—	17	°C/W
Ψ <sub>JT_TOP</sub>	Thermal Resistance Parameter Junction to top <sup>[1]</sup>	Between the package top and the junction temperature <sup>[1]</sup>	—	1	°C/W
T <sub>A</sub>	Ambient Temperature (Automotive)		-40	125	°C
T <sub>A</sub>	Ambient Temperature (Industrial)		-40	105	°C
T <sub>J</sub>	Junction Temperature		-40	150	°C
T <sub>STG</sub>	Storage Temperature		-55	150	°C

[1] Determined in accordance with JEDEC JESD51-2A natural convection environment. Thermal resistance data in this report is solely for a thermal performance comparison of one package to another in a standardized specified environment. It is not meant to predict the performance of a package in an application-specific environment. Uniform power is assumed on die top surface.

[2] Thermal test board meets JEDEC specification for this package (JESD51-9)

### 8.5 EMC compliancy

Table 6. VR5510 EMC compliancy chart

Pin	Pin_Type	EMC Compliance
VBAT (VSUP1/2)	Global	Conducted Emissions – IEC 61967-4 (150 Ω method, 12-M level, 50% load on regulators)
HV_HVLDO_IN	Global	Conducted Immunity – IEC 62132-4 (36dBm, Class A, No state change on FS0B, RSTB, PGOOD, INTB, 50% load on all regulators and accuracy in spec)
PWRON1	Global	
FS0B	Global	Conducted Emissions – IEC 61967-4 (150 Ω method, 12-M level, 50% load on regulators) Conducted Immunity – IEC 62132-4 (30dBm, Class A, No state change on FS0B, RSTB, PGOOD, INTB, 50% load on all regulators and accuracy in spec)

Table 6. VR5510 EMC compliancy chart...continued

Pin	Pin_Type	EMC Compliance
BUCK1/2/3_IN	Local, Supply	Conducted Emissions – IEC 61967-4 (150 Ω method, 10-K level, 50% load on regulators) Conducted Immunity – IEC 62132-4 (12dBm, Class A, HVLDO in switch mode. No state change on FS0B, RSTB, PGOOD, INTB, 50% load on all regulators and accuracy in spec
LDO1/2/3_IN	Local, Supply	
LV_HVLDO_IN	Local, Supply	
VRE_FB	Local	Conducted Emissions – IEC 61967-4 (150 Ω method, 10-K level, 50% load on regulators) Conducted Immunity – IEC 62132-4 (12 dBm, Class A. No state change on FS0B, RSTB, PGOOD, INTB, 50% load on all regulators and accuracy in spec
BUCK1/2/3_FB	Local	
LDO1/2/3	Local	
HVLDO	Local	
VBOOST	Local	
VBOS	Local	
PWRON2	Local	
PGOOD	Local	
RSTB	Local	Conducted Emissions – IEC 61967-4 (150 Ω method, 10-K level, 50% load on regulators) Conducted Immunity – IEC 62132-4 (12 dBm, Class A. No state change on FS0B, RSTB, PGOOD, INTB, 50% load on all regulators and accuracy in spec
STBY	Local	
STBY_PGOOD	Local	
VDDIO	Local	

### 8.6 Functional state diagram




Figure 5. Functional state diagram

### 8.7 Functional device operation

The VR5510 device has two independent logic blocks. The Main state machine manages the power management, Standby mode, Deep Sleep mode, and the power-on sources. The Fail-safe state machine manages entry into Standby and monitors power management and the MCU.

### 8.8 Main state machine

The VR5510 starts when  $VSUP > V_{SUP\_UVH}$  and  $PWRON1 > PWRON1_{VIH}$  or  $PWRON2 > PWRON2_{VIH}$ . VBOS powers up first, followed by VPRE. OTP programming determines the power-up sequence for the remaining regulators. When the power-up sequence is finished, the main state machine is in Normal\_M mode, which is the application running mode with all the regulators on. Depending on the OTP configuration, HVLDO can be programmed to be the first regulator to start up.

The device can be put into Standby mode by toggling the STBY pin or by issuing an I<sup>2</sup>C command in conjunction with toggling the STBY pin (refer to [Section 8.16 "Standby mode entry"](#) for further details). The device goes into Standby mode after verifying that all disabled regulators have been discharged to less than 100 mV.

The device can be put into Deep Sleep mode by toggling the PWRON2 pin (refer to [Section 8.17 "Modes of operation"](#) for further details). The device goes through the power-down sequence to reach the deep sleep state where only the HVLDO is kept alive.

The device can be put into OFF mode by an I<sup>2</sup>C command from the MCU. For an application without MCU or QM, when the device is disabled, it goes into OFF mode when both PWRON1 and PWRON2 = 0. The device goes into OFF mode following the power-down sequence in order to stop all the regulators in the reverse order that they were powered up. When VPRE is supplying an external PMIC, VPRE shutdown can be delayed from 250 us or 32 ms by the VPRE\_OFF\_DLY\_OTP bit (CFG\_SM\_2\_OTP register) in order to wait for the external device's power-down sequence to complete.

If a VSUP loss ( $VSUP < V_{SUP\_POR}$ ), a VPRE loss ( $VPRE < V_{PRE\_POR}$ ), or a VBOS ( $VBOS < V_{BOS\_POR}$ ) loss occurs, the device halts operation, disables HVLDO and goes directly into UNPOWERED mode without initiating the power-down sequence. The device restarts again when  $VSUP > V_{SUP\_UVH}$  and  $PWRON1 > PWRON1_{VIH}$  or  $PWRON2 > PWRON2_{VIH}$ .

## 8.9 Deep Fail-safe state

The Deep Fail-safe state is part of the Main state machine.

If a VPRE\_FB\_OV or a TSD detection occurs on an enabled regulator or if the Fail-safe state machine issues a Deep Fail-safe request ( $DFS = 1$ ), the device halts operation and goes directly to DEEP-FS mode without initiating the power-down sequence.

The device exits Deep Fail-safe mode when the PWRON1 pin is set to zero. If the OTP configuration (AUTORETRY\_EN\_OTP bit in CFG\_SM\_2\_OTP register) has activated the auto-retry timeout feature (AUTORETRY\_TIMEOUT\_OTP bit in CFG\_CLOCK\_3\_OTP register), the device exits Deep Fail-safe mode after either 4 seconds or 100 ms.

OTP configuration can limit the number of auto-retries to 15 or can set the number of auto-retries to be unlimited (AUTORETRY\_INFINITE\_OTP bit in CFG\_SM\_2\_OTP register).

The device restarts when  $VSUP > V_{SUP\_UVH}$  and  $PWRON1 > PWRON1_{VIH}$ .

## 8.10 Fail-safe state machine

The Fail-Safe state machine starts with LBIST execution (LBIST is OTP programmable and can be disabled to speed up the startup process) when  $VBOS > V_{BOS\_POR}$ . When the LBIST completes, the 8-second timer monitoring the RSTB pin starts. ABIST1 starts automatically when all the regulators assigned to ABIST1 have passed their undervoltage and overvoltage checks. When the ABIST1 completes, the RSTB and PGOOD pins are released and the initialization of the device is opened via a programmable window based on the WD\_INIT\_TIMEOUT\_OTP[1:0] bit field (CFG\_2\_OTP register). An ABIST1 fail does not prevent the release of RSTB and PGOOD.

The first good watchdog refresh closes the INIT\_FS and the device waits for an I<sup>2</sup>C command to execute the ABIST2. When the ABIST2 completes successfully, the fault counter must be cleared with the appropriate number of good watchdog refreshes in order to release the FS0B pin.

When the FS0B pin is released, the device is ready for application running mode with all the selected monitoring activated. In application running mode, the VR5510 reacts by asserting the safety pins (PGOOD, RSTB and FS0B) according to its configuration when a fault is detected (refer to the *VR5510 Safety Manual* for more details).

### 8.11 Power sequencing

VPRE is the first regulator to start automatically before SLOT\_0. The other regulators start according to the OTP power sequencing configuration. Seven slots are available to program the start-up sequence of the BUCK1, BUCK2, BUCK3, BOOST, LDO1, LDO2, LDO3 and HVLDO regulators. Additionally, HVLDO can be programmed to start up (or not start up) in a slot by using the HVLDO\_SLOT\_EN\_OTP bit (CFG\_SEQ\_4\_OTP register). For applications that require HVLDO to track BUCK1, BUCK1 and HVLDO are separated by one slot and HVLDO starts first, followed by BUCK1.

The power-up sequence starts at SLOT\_0 and ends at SLOT\_7; the power-down sequence is executed in reverse order. If not all seven of the slots are used, the state machine skips the unused slots. The regulators assigned to SLOT\_7 are not started during the power-up sequence. They can be started (or not) later in Normal\_M mode with an I<sup>2</sup>C Write command to the M\_REG\_CTRL1/2 registers.




Figure 6. Power sequencing

Each regulator is assigned to a SLOT by OTP configuration using the following OTP bits:  
 BUCK1 regulator assigned to a slot using BUCK1S\_OTP [2:0]

BUCK2 regulator assigned to a slot using BUCK2S\_OTP [2:0]

BUCK3 regulator assigned to a slot using BUCK3S\_OTP [2:0]

LDO1 regulator assigned to a slot using LDO1S\_OTP [2:0]

LDO2 regulator assigned to a slot using LDO2S\_OTP [2:0]

LDO3 regulator assigned to a channel using LDO3S\_OTP [2:0]

HVLDO regulator assigned to a slot using HVLDO\_S\_OTP [2:0]

BOOST regulator assigned to a slot using BOOSTS\_OTP [2:0]

The width of each slot is configurable via OTP using the SLOT\_WIDTH\_OTP [1:0] bitfield

SLOT\_WIDTH\_OTP [1:0] = 00 (Default) corresponds to 250  $\mu$ s slot width

SLOT\_WIDTH\_OTP [1:0] = 01 corresponds to 500  $\mu$ s slot width

SLOT\_WIDTH\_OTP [1:0] = 10 corresponds to 1000  $\mu$ s slot width

SLOT\_WIDTH\_OTP [1:0] = 11 corresponds to 2000  $\mu$ s slot width




Figure 7. Typical start up diagram

The real power-up sequence depends not only on the slot OTP setting but also on the different soft-start times for each regulator. If the LBIST is enabled, VBOSUVH to SLOT\_0 timing can be higher than 1 ms. LBIST typical duration is 3 ms.



### 8.12 Entering Debug mode using the VDDOTP pin

The VR5510 provides a means of evaluating the device in Debug mode. Debug mode allows users, via the I<sup>2</sup>C interface, to access the OTP register set, modify the registers, and test device functions. During Debug mode all regulators remain off.

The VR5510 enters in Debug mode with the following sequence:

1. Apply VDDOTP pin > 5 V.
2. Apply VSUP1/2 > V<sub>SUP\_UVH</sub> and PWRON1 > PWRON1<sub>VIH</sub> or PWRON2 > PWRON2<sub>VIH</sub>.
3. The device now starts in Debug mode, ready for debugging or OTP programming.
4. Apply VDDOTP = 0 V to turn on the device with the modified configuration.




Figure 8. Debug mode entry

If VDBG voltage is maintained at the VDDOTP pin, a new OTP configuration can be emulated or programmed by I<sup>2</sup>C communication using the NXP GUI Interface and NXP socket EVB. When the OTP process completes, the device starts with the new OTP configuration when the VDDOTP pin is asserted low. OTP emulation/programming is possible during engineering development only. OTP programming in production is done by NXP.

In Debug mode, the Watchdog window is fully opened, the Deep Fail-safe request from the Fail-safe state machine (DFS = 1) is masked, the 8-second timer monitoring the RSTB pin is disabled and the Failsafe output pin FS0B cannot be released. Entering Standby mode is not possible while the device is in Debug mode.

In Debug mode, the I<sup>2</sup>C address is fixed at 0x20 for Main digital access and 0x21 for Fail-safe digital access.

In Debug mode, no watchdog refresh is required in order to facilitate debugging of the hardware and software routines (i.e. I<sup>2</sup>C commands). However, the watchdog functionality is kept on (seed, LFSR, WD refresh counter, WD error counter). WD errors are detected and counted and are reacted to on the RSTB pin.

To release FS0B without taking care of the Watchdog window, disable the Watchdog window with WD\_WINDOW [3:0] = 0000 in the FS\_WD\_WINDOW register before leaving Debug mode. To leave Debug mode, write DBG\_EXIT bit = 1 in the FS\_STATES register.

*TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.*

Table 7. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
V <sub>DDOTP</sub>	Debug mode entry threshold	5	-	8	V
T <sub>DBG</sub>	Debug mode entry filtering time	4	-	8	μs

### 8.13 Flow charts

The following flow charts describe how the device starts, how to go in Standby mode, and what to do when the RSTB pin is released.

### 8.14 Application flow charts

In application mode, the VDDOTP pin is connected to GND and a watchdog refresh is required as soon as INIT\_FS is closed.




Figure 9. Application flow chart

### 8.15 Debug flow charts

In Debug mode, the VDDOTP pin is managed as described in [Section 8.12 "Entering Debug mode using the VDDOTP pin"](#). The watchdog window is fully open and a watchdog refresh is not required.




Figure 10. Debug flow chart

Note: Use I<sup>2</sup>C to disable the watchdog before INIT\_FS closure and Debug mode exit in order to allow FS0B to be released. Otherwise, FS0B remains stuck low in debug mode.

8.16 Standby mode entry




Figure 11. Standby flow chart

8.17 Modes of operation

Depending on the application, VR5510 allows several modes of operation: OFF mode, Deep Sleep mode, Standby mode, and Normal mode.

1. OFF mode:

OFF mode is the initial state of the device where all the regulators are off.

2. Deep Sleep mode:

Deep Sleep mode shuts down all VR5510 regulators except the HVLDO in LDO mode. The PWRON2 input detector is active in Deep Sleep mode and can trigger a turn-on event.

The DSM\_EN\_OTP bit (DSM\_EN\_OTP register) enables or disables the Deep Sleep (DSM) mode of operation.

Table 8. Deep Sleep mode OTP bit settings

	OTP description	Deep Sleep mode	
		DSM_EN_OTP	Enables or disables Deep Sleep mode of operation
		1	DSM Enabled

When DS mode is enabled, the PWRON2 pin is used to transition to DSM mode from normal operation, in which case, the PWRON2\_DSM\_EN bit (M\_MODE register) should be enabled.

If Deep Sleep mode is enabled, the HVLDO cannot be assigned to a slot and always starts first on the power-up sequence (before VPRES).

In Deep Sleep Mode, the HVLDO can be only use in LDO mode.

**3. Standby mode:**

Standby mode is a low-power mode used when the device is required to go into a minimal supply current mode while maintaining minimal preset output voltages. Standby mode is entered by toggling the STBY pin when conditions are programmed correctly with the STBY\_EN\_OTP bit (CFG\_VPRE\_2\_OTP register) and the STBY\_WINDOW\_EN\_OTP bit (CFG\_2\_OTP register).

The main regulators switched on during low-power Standby mode are VPRES and the HVLDO. VPRES is forced to operate in PFM mode while the HVLDO operates in LDO mode. An option is available to operate other regulators (except BOOST) as well, but the switchers are then forced to operate only in PFM.

The BUCKx\_STBY\_EN bit enables or disables the Buck regulators in Standby mode.

The LDOx\_STBY bit enables or disables the LDOs in Standby mode.

The HVLDO\_STBY bit enables or disables the LDOs in Standby mode.

Refer to AN12880 for more Standby mode examples and details.

**4. Normal mode:**

In Normal mode, the device operates with the regulators turned-on according to the preprogrammed settings. The device stays in Normal mode until the processor requests a transition into Standby mode or Deep Sleep mode. The device exits Normal mode and goes into OFF mode or Deep Fail-safe mode when an internal fault is detected or an external fault is indicated by the processor.

**9 Best Of Supply**

**9.1 Functional description**

The VBOS regulator manages the best of supply from VSUP, VPRES, or VBOOST to efficiently provide a 5.0 V output for the device's internal biasing. VBOS also supplies the VPRES high-side and low-side gate drivers and the VBOOST low-side gate driver.

A VBOS undervoltage could result in the device not being fully functional. Consequently, VBOS\_UVL detection powers down the device

A VSUP\_UV7 undervoltage threshold is used to enable the path from VSUP to VBOS when VSUP < VSUP\_UV7. This provides a low drop path from VSUP while VRPE is going low and when the device is powering up with VPRE not started. When VSUP > VSUP\_UV7, VBOS is forced to use either VPRE or VBOOST to optimize efficiency.

9.2 Electrical characteristics

TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Table 9. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>Best Of Supply</b>					
V <sub>BOS</sub>	Best of supply output voltage	3.3	5.0	5.25	V
V <sub>BOSUVH</sub>	VBOS under voltage threshold high	4.1	—	4.5	V
V <sub>BOS_UVL</sub>	VBOS under voltage threshold low	3.2	—	3.4	V
T <sub>BOS_UV</sub>	V <sub>BOSUVH</sub> and V <sub>BOS_UVL</sub> filtering time	6	10	15	us
T <sub>BOS_POR</sub>	VBOS under voltage threshold filtering time	0.5	—	1.5	us
I <sub>BOS</sub>	Best of supply current capability	—	—	60	mA
C <sub>Out_BOS</sub>	Effective output capacitor	4.7	—	10	uF
	Output decoupling capacitor	—	0.1	-	uF

10 High Voltage Buck: VPRE

10.1 Functional description

VPRE is a high voltage, synchronous, peak current mode buck controller that uses an external logical level NMOS. VPRE works in PWM mode during Normal operation and in PFM mode in Standby operation. VPRE input voltage is limited to **VSUP = LPI\_DCR × IPRE + VPRE\_UVL / DMAX with DMAX = 1 - (FPRE\_SW × VPRETOFF\_MIN)**. A bootstrap capacitor is required to supply the gate drive circuit of the high-side NMOS. The output voltage is configurable by OTP from 3.3 V to 5.2 V using the VPREV\_OTP [5:0] bit field (CFG\_VPRE\_1\_OTP register), and the switching frequency is configurable by OTP using the VPRE\_CLK\_SEL\_OTP bit (CFG\_CLOCK\_4\_OTP register). For 12-Volt automotive applications, the frequency can be set to 455 kHz or 2.2 MHz. For 24-Volt applications, the frequency should set to 455 kHz.

Stability is ensured by an external Type 2 compensation network with slope compensation.

The output current is sensed via an external shunt in series with the inductor. The external components (NMOS gate charge, inductor, shunt resistor), the gate driver current capability, and the switching frequency define the maximum current capability. Overcurrent detection is implemented to protect the external MOSFETs. If an overcurrent is detected after the HS minimum TON time, the HS turns off and turns on again at the next rising edge of the switching clock. The overcurrent induces a duty cycle reduction


that could lead to the output voltage gradually dropping, causing an under-voltage condition on VPRE or on one of the cascaded regulators.

The maximum input voltage is 60 V, which allows operation in 24-Volt truck applications without external protection to sustain ISO 16750-2:2012 load dump pulse 5b. VPRE typically is the input supply for all the regulators and VSUP must be the high voltage input for HVLDO during Deep Sleep mode. VPRE can be the supply for local loads remaining inside the ECU.

By default, the VPRE switching frequency is derived from the internal oscillator and can be synchronized with an external frequency signal applied at FIN input pin. The change from internal oscillator to external clock or vice versa is controlled by I<sup>2</sup>C.

V<sub>PRE\_UVH</sub>, V<sub>PRE\_UVL</sub>, and V<sub>PRE\_FB\_OV</sub> thresholds are monitored from the PRE\_FB pin and manage certain transitions of the Main state machine, as described in [Section 8.6 "Functional state diagram"](#). These monitorings are not safety related.

### 10.2 Application schematic



A PI filter, as shown in [Figure 12](#), with  $F_{RES} = 1 / [2\pi \times \sqrt{LC}]$  and calculated for  $F_{RES} < VPRE\_FSW / 10$ , is required to filter the VPRE switching frequency on the Battery line. For a clean biasing of the device, The VSUP1,2 pins must be connected ahead of the PI filter. The Cpi1 capacitor must be implemented close to the VSUP1,2 pins. The Cpi2 capacitor must be implemented close to the external MOSFET(Q1). The bootstrap capacitor value should be sized to be greater than 10 times the Gate Source capacitor of Q. Gate to Source resistor on Q1 and Q2 are recommended in order to guarantee a passive switch-off of the transistors when a pin disconnection occurs.

### 10.3 Compensation network

The external compensation network, made with R<sub>COMP</sub>, C<sub>COMP</sub> and C<sub>HF</sub> must be calculated for the best compromise between stability and transient response, based on the below conceptual plot of the Type 2 compensation network transfer function.






Table 10. Recommended compensation network components

VPRE output voltage	VPRE switching Frequency	RCOMP	CCOMP	CHF
3.3 V	455 kHz	1.5 k	22 nF	18 pF
5 V	455 kHz	2.3 k	20 nF	20 pF
3.3 V	2.2 MHz	8 k	20 nF	—
5 V	2.2 MHz	22 k	20 nF	—

10.4 Electrical characteristics

TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground. Typical values are based on TA = 25 °C.

Table 11. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>VPRE</b>					
V <sub>PRE</sub>	Output Voltage (VPREV_OTP[5:0] configuration) (VSUPCFG_OTP bit should be set to 1 when VPRE is set above 4.5 V)	—	3.3	—	V
		—	3.4	—	V
		—	3.5	—	V
		—	3.7	—	V
		—	4.0	—	V
		—	4.5	—	V
		—	5.0	—	V
		—	5.1	—	V
		—	5.2	—	V
V <sub>PREACC_PWM</sub>	Output Voltage Accuracy, PWM Mode	-1.5	—	1.5	%
V <sub>PREACC_PFM</sub>	Output Voltage Accuracy, PFM Mode	-3	—	3	%
V <sub>PRE_TON</sub>	Maximum turn on time, output voltage to 90%	—	—	1	ms
V <sub>PRE_FB_OV</sub>	Over voltage threshold protection (all voltages settings except 3.3 V)	5.5	—	6.5	V

Table 11. Electrical characteristics...continued

Symbol	Parameter	Min	Typ	Max	Unit
V <sub>PRE_FB_OV</sub>	Over voltage threshold protection if VPREV_OTP[5:0] set to 3.3 V	3.7	—	4	V
T <sub>PRE_FB_OV</sub>	V <sub>PRE_FB_OV</sub> filtering time	1	2	3	μs
V <sub>PRE_UVH</sub>	Under voltage threshold high	2.9	—	3.1	V
V <sub>PRE_UVL</sub>	Under voltage threshold low	2.5	—	2.7	V
T <sub>PRE_UV</sub>	V <sub>PRE_UVH</sub> and V <sub>PRE_UVL</sub> filtering time	6	10	15	μs
V <sub>PRE_FSW</sub>	Switching Frequency Range (OTP configuration)	430	455	480	kHz
		2.1	2.22	2.35	MHz
L <sub>VPRE</sub>	Typical inductor value for V <sub>PRE_FSW</sub> =455 kHz	3.3	4.7	6.8	μH
	Typical inductor value for V <sub>PRE_FSW</sub> =2.22 MHz	1	1.5	2.2	μH
	Typical inductor DCR value	—	10	—	mΩ
V <sub>PRE_LOAD_REG</sub>	Transient load regulation V <sub>sup</sub> = 6 V to 18 V, from 1 A to 3 A, di/dt = 300 mA/μs	-3	—	3	%
V <sub>PRE_LOAD_REG</sub>	Transient load regulation, V <sub>sup</sub> = 36 V, from 1 A to 3 A, di/dt = 300 mA/μs	-6	—	6	%
V <sub>PRE_LINE_REG</sub>	Transient line regulation at 455 kHz, V <sub>sup</sub> = 6 V to 18 V and V <sub>sup</sub> =12 V to 36 V, dv/dt = 100 mV/μs	-3	—	3	%
R <sub>SHUNT</sub>	Current sense resistor (±1%) for 455 kHz	10	—	20	mΩ
	Current sense resistor (±1%) for 2.22 MHz	15	—	20	mΩ
V <sub>PRE_LIM_GAIN</sub>	Current sense amplifier gain	4.5	5	5.5	
V <sub>PRE_LIM_TH1</sub>	Current sense amplifier peak detection threshold (OTP configuration), V <sub>PREILIM_OTP</sub> [1:0] Note: 150 mV setting is not available for 2.22 MHz	35	50	65	mV
		60	80	100	mV
		96	120	144	mV
		120	150	180	mV
I <sub>LIM_PRE</sub>	Inductor peak current limitation range (R <sub>SHUNT</sub> = 10 mΩ, V <sub>PRE_LIM_TH1</sub> = 120mV), I <sub>LIM_PRE</sub> = V <sub>PRE_LIM_TH</sub> / R <sub>SHUNT</sub>	9.6	12	14.4	A
V <sub>PRE_DRV</sub>	HS and LS gate driver output voltage	-	VBOS	—	V
I <sub>PRE_GATE_DRV</sub>	HS and LS gate driver pull up and pull down current capability (OTP default configuration + I <sup>2</sup> C configuration)	54	130	220	mA
		108	260	440	mA
		216	520	880	mA
		378	900	1540	mA
C <sub>OUT_PRE</sub>	Effective output capacitor for 455 kHz	44	66	240	μF
	Effective output capacitor for 2.22 MHz	22	44	120	μF
	Output decoupling capacitor	—	0.1	—	μF
C <sub>IN_PRE</sub>	Effective input capacitor	20	—	—	μF

Table 11. Electrical characteristics...continued

Symbol	Parameter	Min	Typ	Max	Unit
	Input decoupling capacitor	—	0.1	—	μF
IPRE_DRV	HS / LS gate driver average current capability IPRE_DRV < FPRE_FSW x (QCHS + QCLS) with QCHS = gate charge of Q2 at VBOS with QCLS = gate charge of Q1 at VBOS	—	—	50	mA
gmEA	Error Amplifier transconductance	1	1.5	2.3	mS
VPRESC	Slope compensation (VPRESC_OTP configuration)	29	41.4	53.8	mV/μs
		43.5	62.1	80.7	mV/μs
		50.8	72.5	94.3	mV/μs
		57.8	82.5	107.3	mV/μs
		94	134.3	174.6	mV/μs
		101.2	144.6	188	mV/μs
		137.1	195.9	254.7	mV/μs
		352.8	504	655.2	mV/μs
TPRE_UV_DFS	VPRE_UVL filtering time to go to DEEP-FS during VPRE start up	1.8	2	2.2	ms
T <sub>PRE_DR</sub>	Dead time to avoid cross conduction (this timing does not take into account the external FET turn ON/OFF times)	20	30	40	ns
VPRE_OFF_DLY_OTP	Wait time VPRE OFF (VPRE_OFF_DLY_OTP configuration)	—	250	—	μs
		—	32	—	ms
RPRE_DIS	Discharge resistor (when VPRE is disabled)	250	500	1000	Ω
RDRV_OFF	HS and LS gate driver pull-down resistor when VPRE is disabled	5	—	35	kΩ
RBOOT_OFF	PRE_BOOT pull-down resistor when VPRE is disabled	1.1	—	2.6	kΩ

### 10.5 VPRE external MOSFETs

**MOSFETs selection:**

- Logical level NMOS, gate drive comes from VBOS (5 V)
- VDS > 60 V for 24 V truck, bus applications
- VDS > 40 V for 12 V automotive applications
- Low Qg, <15 nC @Vgs=5 V is recommended for 455 kHz
- Low Qg, <7 nC @Vgs=5 V is recommended for 2.2 MHz

Table 12. Recommended external MOSFETS

Applications	Fpre	Ipre < 2A	Ipre < 4A	Ipre < 6A	Ipre < 10A
12V	455 kHz	BUK9K25-40E, BUCK9K18-40E	BUK9K25-40E, BUCK9K18-40E	BUK9K18-40E	BUK9K18-40E, NVTFS5C471NLWFTAG, HS = BUK9M9R5-40H, LS = BUK9M3R3-40H
	2.22 MHz	BUK9K25-40E BUK9Y29-40E	BUK9K25-40E BUK9Y29-40E	BUK9K25-40E BUK9Y29-40E	NA
24 V	455 kHz	BUK9K35-60E, BUK9K52-60E	BUK9K35-60E, BUK9K52-60E	BUK9K35-60E	BUK9K12-60E

Other MOSFETs can be used, provided their performance is similar to that of the recommended parts. The maximum current at 2.22 MHz is limited to 6 A, for which the efficiency is equivalent to 10 A at 455 kHz. Above that value, power dissipation in the external MOSFETs becomes important and the junction temperature may rise above 175 °C.

VPRE switching slew rates can be configured by I<sup>2</sup>C to align with the external MOSFET selection and the VPRE switching frequency, and to optimize power dissipation and EMC performance. Configure the maximum slew rate by OTP and reduce it later by I<sup>2</sup>C if needed.

VR5510 uses the current source to drive the external MOSFET, so adding an external serial resistor with the gate does not affect the slew rate. To adjust the slew rate, change the current source selection by I<sup>2</sup>C.

VPRE MOSFET switching time can be estimated as  $T_{SW} = (Q_{GD} + Q_{GS} / 2) / I_{PRE\_GATE\_DRV}$  using the gate charge definition from Figure 14 below. Q<sub>GD</sub> and Q<sub>GS</sub> can be extracted from the MOSFET data sheet.





Figure 14. MOSFET gate charge definition

### 10.6 VPRE efficiency

VPRE efficiency versus current load is given for information based on the external component criteria provided and a VSUP voltage of 12 V.

Table 13. VPRE efficiency and the sample BOM used for measurement

Component	Type	Value	Unit	MFN Part #
External Capacitors	Cin	44	µF	GCM32EC71H106KA03
	ESR	3	mΩ	
	Cout	88	µF	GCM32ER71C226ME19
	ESR	2.2	mΩ	
External Inductor	L	4.7	µH	XAL6060-472ME
	DCR	13.1	mΩ	
External MOSFET	HS_Rdson	13.1	mΩ	NVMFD5C672NLT1G
	LS_Rdson	13.1	mΩ	
	Qg_HS	6.4	nC	
	Qg_LS	6.4	nC	
	Vgs_HS	5	V	
	Vgs_LS	5	V	



VPRE efficiency in PFM mode versus current load is provided for information.

Device in standby mode.

All regulators disabled except VPRE

PFM T<sub>ON</sub> = 550 ns (default value)

Low Power Clock = 100 kHz (default value)




Figure 15. Efficiency in PFM

### 10.7 VPRE PFM mode current load capability

In PFM mode, the current capability can be changed by the following parameters:

- Low power clock frequency: LOW\_POWER\_CLK [1:0],
- VPRE Typical TON in PFM mode: VPRE\_PFM\_TON\_OTP[1:0].

Table 14. VPRE PFM current example with VPRE set to 3.3 V/5 V and VIN to 12 V for PFM TON

VPRE V	VPRE L	LOW POWER CLK	Typical PFM TON	Typical VPRE load in PFM
3.3 V	1.5 µH	100 kHz	300 ns	57 mA
			550 ns	212 mA
		300 kHz	300 ns	187 mA
			550 ns	690 mA
	4.7 µH	100 kHz	300 ns	20 mA
			550 ns	73 mA
		300 kHz	300 ns	60 mA
			550 ns	220 mA
5 V	1.5 µH	100 kHz	300 ns	32 mA
			550 ns	117 mA
		300 kHz	300 ns	105 mA
			550 ns	390 mA
	4.7 µH	100 kHz	300 ns	11 mA
			550 ns	41 mA
		300 kHz	300 ns	34 mA
			550 ns	124 mA

### 10.8 VPRE not populated

When two VR5510 are used, only one VPRE may be required. It is possible to not populate the external components of the second VPRE in order to reduce the number of items in the bill of materials.

In that case, specific connection of the VPRE2 pins is required:

- PRE\_FB2 must be connected to PRE\_FB1
- PRE\_CSP2 must be connected to PRE\_FB1
- PRE\_COMP2 must be left open
- PRE\_SW2 must be connected to GND
- PRE\_BOOT2 must be connected to VBOS2
- PRE\_GHS2 and PRE\_GLS2 must be left open
- After the startup phase, VPRE2 must be disabled by I<sup>2</sup>C with the VPREDIS bit.

## 11 Low Voltage Boost: VBOOST

### 11.1 Functional description

VBOOST block is a low voltage, asynchronous, peak current mode boost converter. VBOOST works in PWM and uses an external diode and an internal low-side FET. The BOOST regulator can be enabled using the BOOSTEN\_OTP bit (CFG\_BOOST\_2\_OTP register). The output voltage is configurable by OTP using the VBSTV\_OTP[3:0] bitfield (CFG\_BOOST\_1\_OTP register) from 4.5 V to 6 V. The switching frequency is 2.22 MHz and the output current is limited to a value set by the VBSTILIM\_OTP[1:0] bitfield

(CFG\_BOOST\_3\_OTP register). The input of the boost is connected to the output of VPRE. Stability is ensured by an internal Type 2 compensation network with slope compensation.

By default, the VBOOST switching frequency is derived from the internal oscillator and can be synchronized with an external frequency signal applied on FIN input pin. The change from internal oscillator to external clock or vice versa is controlled by I<sup>2</sup>C.

Overcurrent detection and thermal shutdown are implemented to protect the internal MOSFET. If an overcurrent is detected after the LS minimum TON time, the LS is turned off and is turned on again at the next rising edge of the switching clock. The overcurrent induces a duty cycle reduction that could lead to the output voltage gradually dropping, causing an undervoltage condition.

Because the current limitation is on the input current, the example in [Table 15](#) summarizes the expected output current capability depending on VPRE and VBOOST voltage configurations for VBSTILIM\_OTP[1:0] = 01.

Table 15. Output current example

VPRE	VBOOST	IBOOST_OUT
3.3 V	5 V	800 mA
4.4 V	5 V	1 A

An overvoltage protection is implemented on the BOOST\_LS pin. When V<sub>BOOST\_OV</sub> is detected during two consecutive turn-on cycles, VBOOST is disabled. An I<sup>2</sup>C command is required to enable it again. This monitoring is not safety related.

### 11.2 Application schematic




Figure 16. BOOST schematic

Select a Schottky diode for D<sub>BOOST</sub> to limit the impact on the SMPS efficiency.

11.3 Compensation network and stability

The internal compensation network, made with  $R_{COMP}$ ,  $C_{COMP}$ , and  $C_{HF}$  is optimized for the best compromise between stability and transient response. Depending on the current limit, the recommend settings should be:

For 3 A current limitation setting :

- $R_{comp}$ = 500 K,  $C_{comp}$ = 125 pF, Slew rate= 500 V/ $\mu$ s, Slope Compensation= 67 mV/ $\mu$ s.

For 2 A current limitation setting:

- $R_{comp}$ = 750 K,  $C_{comp}$ = 125 pF, Slew rate= 500 V/ $\mu$ s, Slope Compensation= 160 mV/ $\mu$ s.

11.4 Electrical characteristics

$T_A = -40\text{ }^\circ\text{C}$  to  $125\text{ }^\circ\text{C}$ , unless otherwise specified.  $V_{SUP} = V_{SUP\_UVH}$  to 36 V, unless otherwise specified. All voltages referenced to ground. Typical values based on  $T_A = 25\text{ }^\circ\text{C}$ .

Table 16. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>VBOOST</b>					
$V_{BOOST}$	Output Voltage (VBSTV_OTP[3:0] configuration)	—	4.5	—	V
		—	5	—	V
		—	5.09	—	V
		—	5.19	—	V
		—	5.4	—	V
		—	5.74	—	V
		—	6.0	—	V
$V_{BOOSTACC}$	Output Voltage Accuracy	-3	—	3	%
$V_{BOOST\_SOFT\_START}$	Soft start (from 10% to 90%)	250	500	750	$\mu$ s
$V_{BOOST\_UVH}$	Under voltage threshold high	3.3	—	3.7	V
$T_{BOOST\_UVH}$	$V_{BOOST\_UVH}$ filtering time	6	10	15	$\mu$ s
$OV_{BOOST}$	Over voltage protection threshold	7.4	—	7.9	V
$V_{BOOST\_SW}$	Switching Frequency Range	—	2.22	—	MHz
$L_{BOOST}$	Inductor for $V_{BOOST\_SW} = 2.22$ MHz	—	4.7	—	$\mu$ H
$C_{OUT\_BOOST}$	Effective output capacitor	44	—	66	$\mu$ F
$V_{BOOST\_LOAD\_REG1}$	Transient load regulation ( $C_{OUT\_BOOST} = 44\text{ }\mu$ F, from 100 mA to 1 A, $di/dt = 300\text{ mA}/\mu$ s)	-10	—	10	%
$V_{BOOST\_LOAD\_REG2}$	Transient load regulation ( $C_{OUT\_BOOST} = 44\text{ }\mu$ F, from 50 mA to 100 mA, $di/dt = 300\text{ mA}/\mu$ s)	-1	—	1	%
$V_{BOOST\_LOAD\_REG3}$	Transient load regulation ( $C_{OUT\_BOOST} = 44\text{ }\mu$ F, from 100 mA to 200 mA, $di/dt = 300\text{ mA}/\mu$ s)	-2	—	2	%



Table 16. Electrical characteristics...continued

Symbol	Parameter	Min	Typ	Max	Unit
V <sub>BOOST_LOAD_REG4</sub>	Transient load regulation (C <sub>OUT_BOOST</sub> = 44 μF, from 100 mA to 500 mA, di/dt = 300 mA/μs)	-3.5	—	3.5	%
I <sub>LIM_BOOST</sub>	Inductor peak current limitation range, VBSTILIM_OTP[1:0] = 01	1.5	2	2.5	A
	Inductor peak current limitation range, VBSTILIM_OTP[1:0] = 10	2.25	3	3.75	A
T <sub>BOOST_ON_MIN</sub>	LS minimum ON time, VBSTTONTIME_OTP [1:0] = 00	40	—	80	ns
R <sub>BOOST RON</sub>	LS NMOS R <sub>DSon</sub>	—	150	280	mΩ
T <sub>BOOST_SR</sub>	Switching output slew rate (OTP configuration + I <sup>2</sup> C), VBSTSR_OTP [1:0] default + VBSTSR[1:0]	—	500	—	V/μs
gmEA	Error Amplifier transconductance	3.5	7	10	S
V <sub>BOOST_SLOPE</sub>	Slope Compensation (default value for 2 A current limit) VBSTSC_OTP[4:0] = 00110	—	160	—	mV/μs
	Slope Compensation (default value for 3 A current limit) VBSTSC_OTP[4:0] = 01111	—	67	—	mV/μs
TSD <sub>BOOST</sub>	Thermal shutdown threshold	155	—	—	°C
T <sub>BOOST_TSD</sub>	Thermal shutdown filtering time	—	20	30	μs

### 11.5 VBOOST not populated

VBOOST may not be required when VP<sub>RE</sub> is configured at greater than 3.9 V. In this case, the external VBOOST components can be unpopulated to reduce the number of items in the bill of materials. The BOOSTEN\_OTP bit (CFG\_BOOST\_2\_OTP register) must be programmed to 0 and the VBOOST pin must be pulled up to VP<sub>RE</sub>. BOOST\_LS pin must be left open.

VBOOST must be used to supply VBOS when VP<sub>RE</sub> is configured below 3.9 V.

## 12 Low Voltage Buck: BUCK1 and BUCK2

### 12.1 Functional description

BUCK1 and BUCK2 blocks are low voltage, synchronous, valley current mode buck converters with integrated HS PMOS and LS NMOS. BUCK1 and BUCK2 work in force PWM in Normal mode of operation and in PFM in Standby mode. The output voltage is configurable by OTP through the BUCK1V\_OTP [7:0] bit field (CFG\_BUCK1\_1\_OTP register) or the BUCK2V\_OTP [7:0] bit field (CFG\_BUCK2\_1\_OTP register) from 0.4 V to 1.8 V, the switching frequency is 2.22 MHz and the output current is limited to a maximum of 3.6 A peak. The input of the BUCK1 and BUCK2 blocks must be connected to the output of VP<sub>RE</sub>. Stability is ensured by an internal Type 2 compensation network with slope compensation.

By default, BUCK1 and BUCK2 switching frequencies are derived from the internal oscillator and can be synchronized with an external frequency signal applied on FIN input pin. The change from internal oscillator to external clock or vice versa is controlled by I<sup>2</sup>C.

BUCK1 and BUCK2 can work independently or in dual-phase mode to double the output current capability. Dual-phase mode is configured by OTP. When BUCK1 and BUCK2 are used in dual-phase, they must have the same output voltage configuration. Any action (such as TSD, OV or being disabled by I<sup>2</sup>C) on BUCK1 affects BUCK2 and vice versa.

Overcurrent detection and thermal shutdown are implemented on BUCK1 and BUCK2 to protect the internal MOSFETs. An overcurrent induces a duty cycle reduction that could lead to the output voltage gradually dropping, causing an under voltage condition.

Use soft ramp when the regulators are enabled or disabled with SVS control. Programmable phase shift control is implemented (see [Section 18 "Clock Management"](#)).

### 12.2 Application schematic: single phase mode

In this configuration, BUCK1 and BUCK2 are configured as independent outputs. Each output is configured and controlled independently by I<sup>2</sup>C.




Figure 17. BUCK1/2 standalone schematic

### 12.3 Application schematic: dual-phase mode

In this configuration, BUCK1 and BUCK2 are configured in dual-phase mode to double the output current capability. Dual-phase mode is enabled by OTP via the VB12MULTIPH\_OTP bit (CFG\_BUCK1\_2\_OTP register). The PCB layout of BUCK1 and BUCK2 must be symmetric for optimum EMC performance.




Figure 18. BUCK1/2 dual-phase schematic

### 12.4 Compensation network and stability

The internal compensation network ensures the stability and the transient response performance of the buck converter. The error amplifier gain is configurable with the BUCKx\_COMP\_OTP[2:0] bitfields (CFG\_BUCK3\_2\_OTP register) for each BUCK 1 and BUCK2 regulator. Use the default value, which should cover most use cases.

### 12.5 Electrical characteristics

TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground. Typical values based on TA = 25 °C.

Table 17. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>BUCK1 and BUCK2</b>					
V <sub>BUCK12_IN</sub>	Input voltage range	2.5	—	5.5	V
V <sub>BUCK12</sub>	Output voltage, Configurable by OTP, 6.25 mV resolution (<1.5 V)	0.4	—	1.8	V
I <sub>BUCK12</sub>	Recommended DC output current capability (one phase)	—	2.5	—	A
V <sub>BUCK12ACC</sub>	Output voltage accuracy (0.4 V < V <sub>BUCK12</sub> < 0.7 V), PWM	-10	—	10	mV
	Output voltage accuracy (0.7 V ≤ V <sub>BUCK12</sub> ≤ 0.8 V), PWM	-8	—	8	mV
	Output voltage accuracy (0.8 V < V <sub>BUCK12</sub> ≤ 1.5 V), PWM	-1.5	—	1.5	%
	Output voltage accuracy (V <sub>BUCK12</sub> = 1.8 V), PWM	-2	—	2	%

Table 17. Electrical characteristics...continued

Symbol	Parameter	Min	Typ	Max	Unit
	Output voltage accuracy (0.4 V < V <sub>BUCK12</sub> < 1.5 V), PFM	- 30	—	30	mV
	Output voltage accuracy (V <sub>BUCK12</sub> = 1.8 V), PFM	- 40	—	40	mV
I <sub>BUCK12_Q</sub>	Quiescent Current, PFM Mode, V <sub>SUP</sub> = 12 V	—	12	—	μA
V <sub>BUCK12_SW</sub>	Switching Frequency Range	2.1	2.22	2.35	MHz
L <sub>BUCK12</sub>	Inductor for V <sub>BUCK12_SW</sub> = 2.22 MHz	—	1.0	—	μH
C <sub>OUT_BUCK12</sub>	Effective output capacitor (for 1 phase)	35	—	160	μF
	Output decoupling capacitor	—	0.1	—	μF
C <sub>IN_BUCK12</sub>	Effective input capacitor (one each close to BUCK1_IN and BUCK2_IN pins)	4.23	—	—	μF
	Input decoupling capacitor (one each close to BUCK1_IN and BUCK2_IN pins)	—	0.1	—	μF
V <sub>BUCK12_TLR</sub>	Transient Load Regulation for V <sub>BUCK12</sub> < 1.2 V (C <sub>out</sub> = 44 μF, from 200 mA to 1 A, di/dt = 2 A/μs) single phase (C <sub>out</sub> = 44 μF, from 400 mA to 2 A, di/dt = 4 A/μs) dual phase	-25	—	+25	mV
V <sub>BUCK12_TLR</sub>	Transient Load Regulation for V <sub>BUCK12</sub> > 1.2 V (C <sub>out</sub> = 44 μF, from 200 mA to 1 A, di/dt = 2 A/μs) single phase (C <sub>out</sub> = 44 μF, from 400 mA to 2 A, di/dt = 4 A/μs) dual phase	-3	—	+3	%
I <sub>LIM_BUCK12</sub>	Inductor peak current limitation range for one phase (OTP configuration)	2.4 3.6	3 4.5	3.7 5.45	A A
V <sub>BUCK12_DVS_UP</sub> (0.4 V to 1.5 V)	DVS Ramp up Speed , BUCK12DVS_RAMP_OTP[1:0] = 00	9.5	15.6	23.6	mV/μs
	DVS Ramp up Speed , BUCK12DVS_RAMP_OTP[1:0] = 01	4.8	7.8	11.8	mV/μs
	DVS Ramp up Speed , BUCK12DVS_RAMP_OTP[1:0] = 10	1.56	2.6	3.94	mV/μs
	DVS Ramp up Speed , BUCK12DVS_RAMP_OTP[1:0] = 11	1.33	2.23	3.38	mV/μs
V <sub>BUCK12_DVS_UP</sub> (1.8 V)	DVS Ramp up Speed , BUCK12DVS_RAMP_OTP[1:0] = 00	11.87	19.53	29.5	mV/μs
	DVS Ramp up Speed , BUCK12DVS_RAMP_OTP[1:0] = 01	6	9.76	14.75	mV/μs
	DVS Ramp up Speed , BUCK12DVS_RAMP_OTP[1:0] = 10	1.95	3.25	4.92	mV/μs
	DVS Ramp up Speed , BUCK12DVS_RAMP_OTP[1:0] = 11	1.67	2.78	4.22	mV/μs
V <sub>BUCK12_DVS_DOWN</sub> (0.4 V to 1.5 V)	DVS Ramp down Speed , BUCK12DVS_RAMP_OTP[1:0] = 00	6.3	10.41	15.8	mV/μs
	DVS Ramp down Speed , BUCK12DVS_RAMP_OTP[1:0] = 01	3.1	5.2	7.9	mV/μs
	DVS Ramp down Speed , BUCK12DVS_RAMP_OTP[1:0] = 10	1.56	2.6	3.94	mV/μs
	DVS Ramp down Speed , BUCK12DVS_RAMP_OTP[1:0] = 11	1.33	2.23	3.38	mV/μs
V <sub>BUCK12_DVS_DOWN</sub> (1.8 V)	DVS Ramp down Speed , BUCK12DVS_RAMP_OTP[1:0] = 00	7.87	13.02	19.75	mV/μs
	DVS Ramp down Speed , BUCK12DVS_RAMP_OTP[1:0] = 01	3.87	6.51	9.87	mV/μs
	DVS Ramp down Speed , BUCK12DVS_RAMP_OTP[1:0] = 10	1.95	3.25	4.92	mV/μs
	DVS Ramp down Speed , BUCK12DVS_RAMP_OTP[1:0] = 11	1.67	2.78	4.22	mV/μs
T <sub>BUCK12_OFF_MIN</sub>	HS minimum OFF time	9	27	54	ns
R <sub>BUCK12_HS_RON</sub>	HS PMOS R <sub>DSon</sub> , 3.6 V <sub>gs</sub> , T <sub>j</sub> = 125 C	—	—	135	mΩ
R <sub>BUCK12_LS_RON</sub>	LS NMOS R <sub>DSon</sub> , 3.6 V <sub>gs</sub> , T <sub>j</sub> = 125 C	—	—	80	mΩ


Table 17. Electrical characteristics...continued

Symbol	Parameter	Min	Typ	Max	Unit
R <sub>BUCK12_DISch</sub>	Discharge Resistance (when BUCK1,2 is disabled and ramp down completed)	—	20	40	Ω
TSD <sub>BUCK12</sub>	Thermal shutdown threshold	155	—	—	°C
T <sub>BUCK12_TSD</sub>	Thermal shutdown filtering time	—	20	30	μs

### 12.6 BUCK1 and BUCK2 efficiency

Table 18 shows BUCK1 and BUCK2 efficiency versus current load based on a typical external component and a 4.1 V VP<sub>PRE</sub> voltage. For external components with characteristics different from the ones shown below, use the VR5510 Power Calculator tool to recalculate the theoretical efficiency. The real efficiency must be verified by measurement at the application level.

Table 18. BUCK1 and BUCK2 theoretical efficiency



## 13 Low Voltage Buck: BUCK3

### 13.1 Functional description

BUCK3 is a low voltage, synchronous, peak current mode buck converter with integrated HS PMOS and LS NMOS. BUCK3 works in force PWM in Normal mode and in PFM in the Standby mode. The output voltage is configurable by OTP through the BUCK3V\_OTP [4:0] bit field (CFG\_BUCK3\_1\_OTP) from 1.0 V to 4.1 V, the switching frequency is 2.22 MHz, and the output current is limited to 3.6 A peak. The input of BUCK3 must be connected to the output of VP<sub>PRE</sub>. Stability is ensured by an internal Type 2 compensation network with slope compensation.

By default, the BUCK3 switching frequency is derived from the internal oscillator and can be synchronized with an external frequency signal applied on FIN input pin. The change from internal oscillator to external clock or vice versa is controlled by I<sup>2</sup>C.

Overcurrent detection and thermal shutdown are implemented on BUCK3 to protect the internal MOSFETs. An overcurrent induces a duty cycle reduction that could lead to the output voltage gradually dropping, causing an undervoltage condition.

Programmable phase shift control is implemented (see [Section 18 "Clock Management"](#)).

### 13.2 Application schematic




Figure 19. BUCK3 schematic

### 13.3 Compensation network and stability

The internal compensation network ensures the stability and the transient response performance of the buck converter.

Use the default values for BUCK3\_GM\_OTP bit (CFG\_BUCK2\_2\_OTP register) and BUCK3\_RS\_OTP, which should cover most use cases.

BUCK3\_LSELECT\_OTP[1:0] (CFG\_BUCK3\_1\_OTP register) scales the slope compensation and the Zero Cross Detection according to inductor value. The recommended inductor value for BUCK3 is 1.0 μH.

### 13.4 Electrical characteristics

*TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground. Typical values based on TA = 25 °C.*

Table 19. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>BUCK3</b>					
V <sub>BUCK3_IN</sub>	Input voltage range	2.5	—	5.5	V
V <sub>BUCK3</sub>	Output voltage, OTP settings available: 1.0 V, 1.1 V, 1.2 V, 1.25 V, 1.3 V, 1.35 V, 1.5 V, 1.6 V, 1.8 V 1.85 V, 2.0 V, 2.1 V, 2.15 V, 2.25 V, 2.3 V, 2.4 V, 2.5 V, 2.8 V, 3.15 V, 3.2 V, 3.25 V, 3.3 V, 3.35 V, 3.4 V, 3.5 V, 3.8 V, 4.0 V, 4.1 V	1.0	—	4.1	V


Table 19. Electrical characteristics...continued

Symbol	Parameter	Min	Typ	Max	Unit
I <sub>BUCK3</sub>	Recommended DC output current capability	—	2.5	—	A
V <sub>BUCK3ACC</sub>	Output Voltage Accuracy, PWM	-2	—	2	%
	Output Voltage Accuracy, PWM, 1.1 V setting	-1	—	1	%
	Output Voltage Accuracy, PFM	-3	—	3	%
I <sub>BUCK3_Q</sub>	Quiescent Current, PFM Mode, VSUP = 12 V	—	12	—	µA
V <sub>BUCK3_SW</sub>	Switching Frequency Range	2.1	2.22	2.35	MHz
L <sub>BUCK3</sub>	Inductor for V <sub>BUCK3_SW</sub> = 2.22 MHz	—	1.0	—	µH
C <sub>OUT_BUCK3</sub>	Effective output capacitor	35	—	132	µF
	Output decoupling capacitor	—	0.1	—	µF
C <sub>IN_BUCK3</sub>	Effective input capacitor (close to BUCK3_IN pin)	4.23	—	—	µF
	Input decoupling capacitor (close to BUCK3_IN pin)	—	0.1	—	µF
V <sub>BUCK3_TLR</sub>	Transient Load Regulation (C <sub>out</sub> = 44 µF, from 200 mA to 1 A, di/dt = 2 A/µs)	-50	—	50	mV
I <sub>LIM_BUCK3</sub>	Inductor peak current limitation range (OTP configuration)	2.4	3	3.7	A
		3.6	4.5	5.45	A
T <sub>BUCK3_ON_MIN</sub>	HS minimum ON time	5	50	80	ns
V <sub>BUCK3_DVS_UP_DOWN</sub>	DVS Ramp up/down Speed , BUCK3_RAMP_OTP[1:0] = 00	6	10.42	15	mV/µs
	DVS Ramp up/down Speed , BUCK3_RAMP_OTP[1:0] = 01	2	3.47	5	mV/µs
	DVS Ramp up/down Speed , BUCK3_RAMP_OTP[1:0] = 10	1.5	2.6	3.5	mV/µs
	DVS Ramp up/down Speed , BUCK3_RAMP_OTP[1:0] = 11	1	2.08	3	mV/µs
V <sub>BUCK3_SOFT_START</sub>	Soft start (from 10% to 90%)	—	—	200	µs
R <sub>BUCK3_HS_RON</sub>	HS PMOS RDSon	—	—	135	mΩ
R <sub>BUCK3_LS_RON</sub>	LS NMOS RDSon	—	—	80	mΩ
R <sub>dischBUCK3</sub>	Discharge Resistance (when BUCK3 is disabled)	—	20	40	Ω
TSD <sub>BUCK3</sub>	Thermal shutdown threshold	155	—	—	°C
T <sub>BUCK3_TSD</sub>	Thermal shutdown filtering time	—	20	30	µs

### 13.5 BUCK3 efficiency

Table 20 shows BUCK3 efficiency versus current load based on a typical external component and a 4.1 V VPRE voltage. For external components with characteristics different from the ones shown below, use the VR5510 Power Calculator tool to recalculate the theoretical efficiency. The real efficiency must be verified by measurement at the application level.

Table 20. BUCK3 theoretical efficiency



## 14 Linear Voltage Regulator: LDO1

### 14.1 Functional description

LDO1 is a medium voltage linear regulator. The output voltage is configurable from 1.1 V to 5 V by OTP through the LDO1V\_OTP [2:0] bit field (CFG\_LDO\_ALL2\_OTP register). A minimum voltage drop is required, depending on the output current capability (0.5 V for 150 mA and 1 V for 400 mA). The LDO current capability is linear with the voltage drop and can be estimated to  $I(\text{mA}) = 500 \times V_{\text{LDO1\_DROP}} - 100$  for an intermediate voltage drop between 0.5 V and 1 V.

Overcurrent detection and a thermal shutdown are implemented on LDO1 to protect the internal pass device.



14.2 Application schematics




Figure 20. LDO1 block diagram

14.3 Electrical characteristics

TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground. Typical values based on TA = 25 °C.

Table 21. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>LDO1</b>					
V <sub>LDO1_IN</sub>	Input voltage range	2.5	—	6.5	V
V <sub>LDO1</sub>	Output voltage, OTP settings available: 1.1 V, 1.2 V, 1.6 V, 1.8 V, 2.5 V, 2.8 V, 3.3 V, 5.0 V	1.1	—	5.0	V
V <sub>LDO1_ACC</sub>	Output Voltage accuracy	-2	—	+2	%
V <sub>LDO1_DROP_150</sub>	Minimum Voltage drop for 150 mA current capability	0.5	—	—	V
V <sub>LDO1_DROP_400</sub>	Minimum Voltage drop for 400 mA current capability	1.0	—	—	V
I <sub>LDO1_Q</sub>	Quiescent Current, No load, VSUP = 12 V	—	40	—	µA
C <sub>IN_LDO1</sub>	Input capacitor (close to LDO1_IN pin)	1.0	—	—	µF
C <sub>OUT_LDO1_150</sub>	Effective output capacitor, 150 mA current capability	3	—	100	µF
C <sub>OUT_LDO1_400</sub>	Effective output capacitor, 400 mA current capability	4.5	—	100	µF
C <sub>OUT_LDO1</sub>	Output decoupling capacitor	0.1	—	—	µF
V <sub>LDO1_LTR_150</sub>	Transient Load Regulation (from 10 mA to 150 mA in 2 µs)	-4	—	+4	%
V <sub>LDO1_LTR_400</sub>	Transient Load Regulation (from 10 mA to 400 mA in 4 µs)	-5	—	+5	%
V <sub>LDO1_LR</sub>	Line Regulation	—	—	0.5	%
V <sub>LDO1_ILIM_150</sub>	Current limitation, 150 mA current capability	180	280	500	mA
V <sub>LDO1_ILIM_400</sub>	Current limitation, 400 mA current capability	460	560	850	mA

Table 21. Electrical characteristics...continued

Symbol	Parameter	Min	Typ	Max	Unit
V <sub>LDO1_SOFT_START</sub>	Soft start (Enable to 90%)	0.7	1	1.3	ms
R <sub>LDO1_DISCH</sub>	Discharge Resistance (when LDO1 is disabled)	—	20	40	Ω
TSD <sub>LDO1</sub>	Thermal shutdown threshold	155	—	—	°C
T <sub>LDO1_TSD</sub>	Thermal shutdown filtering time	—	20	30	μs

## 15 Linear Voltage Regulator: LDO2, LDO3

### 15.1 Functional description

The LDO2 and LDO3 blocks are linear voltage regulators. The output voltage is configurable from 1.5 V to 5 V by OTP through the LDO2V\_OTP [3:0] bit field (CFG\_LDO\_ALL2\_OTP register) and the LDO3V\_OTP [3:0] (CFG\_LDO\_ALL1\_OTP registers).

LDO2 and LDO3 can be programmed to operate in load switch mode by OTP through the LDO2\_LS\_OTP and LDO3\_LS\_OTP bits (both in the CFG\_SEQ\_1\_OTP).

In load switch mode, the input supply must be kept within the LDO operating input voltage range (2.5 V to 5.5 V).

The LDO2 and LDO3 input supplies are externally connected to VPRE. Overcurrent detection and a thermal shutdown are implemented on LDO2 and LDO3 to protect the internal pass device.

### 15.2 Application schematics




Figure 21. LDO2 block diagram




Figure 22. LDO3 block diagram

### 15.3 Electrical characteristics

*TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground. Typical values based on TA = 25 °C.*

Table 22. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>LDO2 and LDO3</b>					
$V_{LDO23\_IN}$	Input voltage range (1.5 V < VLDO23 < 2.25 V)	2.5	—	5.5	V
$V_{LDO23\_IN}$	Input voltage range (2.25 V < VLDO23 < 5 V)	$V_{LDO23} + 0.25$	—	5.5	V
$V_{LDO23}$	Output voltage, OTP settings available: 1.5 V, 1.6 V, 1.8 V, 1.85 V, 2.15 V, 2.5 V, 2.8 V, 3.0 V, 3.1 V, 3.15 V, 3.2 V, 3.3 V, 3.35 V, 4 V, 4.9 V, 5.0 V	1.5	—	5.0	V
$V_{LDO23\_ACC}$	Output Voltage accuracy, 400 mA current capability	-2	—	+2	%
$I_{LDO23\_Q}$	Quiescent Current, No load, VSUP = 12 V	—	7	—	μA
$C_{IN\_LDO23}$	Input capacitor (close to LDO23_IN pin)	1.0	—	—	μF
$C_{OUT\_LDO23}$	Effective output capacitor	3.3	—	100	μF
$C_{OUT\_LDO23}$	Output decoupling capacitor	—	0.1	—	μF
$V_{LDO23\_LTR}$	Transient Load Regulation (from 10 mA to 200 mA in 2 us)	-6	—	6	%
$V_{LDO23\_LR}$	Line Regulation, $V_{LDOxIN} = 2.5 V$ , 10 us	-5	—	5	%
$V_{LDO23\_ILIM}$	Current limitation, LDO mode	450	850	1475	mA
$V_{LDO23\_ILIM\_SWITCH}$	Current limitation, Switch mode	450	850	1475	mA
$R_{LDO23\_RON}$	LDO23 RDSon (drop-out / load switch)	—	—	220	mΩ
$V_{LDO23\_SOFT\_START}$	Soft start (Enable to 90%)	130	220	360	μs
$R_{LDO23\_DISCH}$	Discharge Resistance (when LDO2,3 is disabled)	—	20	40	Ω

Table 22. Electrical characteristics...continued

Symbol	Parameter	Min	Typ	Max	Unit
TSD <sub>LDO23</sub>	Thermal shutdown threshold	155	—	—	°C
T <sub>LDO23_TSD</sub>	Thermal shutdown filtering time	—	20	30	µs

## 16 Linear Voltage Regulator: HVLDO

### 16.1 Functional description

HVLDO is a high-voltage, low-power, low drop-out linear regulator. The regulator can be programmed via the HVLDO\_TRANS\_MODE\_OTP bit (CFG\_SEQ\_4\_OTP register) to operate as a load switch in Normal mode and an LDO in Standby mode or to operate as an LDO all of the time. The output voltage is OTP-configurable to either 0.8 V or 3.3 V through the HVLDOV\_OTP [1:0] bit field (CFG\_SEQ\_2\_OTP register).

In Deep Sleep mode, HVLDO is the only supply enabled. In that case, HVLDO must be set to 3.3 V.

HV\_HVLDO\_IN is connected to either VPRE or VBAT and LV\_HVLDO\_IN can be connected to either VBUCK1/2 or VPRE.

If HVLDO is enabled in Normal mode and configured as disabled in Standby mode, then the HVLDO cannot automatically restart when the device wakes up from STBY mode. In that case, it must be enabled via I<sup>2</sup>C.

### 16.2 Application schematics




Figure 23. HVLDO block diagram

### 16.3 Electrical characteristics

TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground. Typical values based on TA = 25 °C.

Table 23. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>HVLDO</b>					
V <sub>HVLDO_IN</sub>	Input voltage range, HV_HVLDO_IN, HVLDO = 0.8 V	2.7	—	60	V
V <sub>HVLDO_IN</sub>	Input voltage range, HV_HVLDO_IN, HVLDO = 3.3 V	3.8	—	60	V
V <sub>HVLDO_IN</sub>	Input voltage range, LV_HVLDO_IN, Load Switch Input (0.8 VOUT)	0.69	—	0.88	V
V <sub>HVLDO_IN</sub>	Input voltage range, LV_HVLDO_IN, Load Switch Input (3.3 VOUT)	2.97	—	5.5	V
V <sub>HVLDO_ACC</sub>	Output Voltage accuracy in LDO mode, 0.8 V	0.784	0.8	0.816	V
	Output Voltage accuracy in LDO mode, 3.3 V	3.2	3.3	3.4	V
I <sub>HVLDO_Q</sub>	Quiescent Current, No load, VSUP = 12 V	—	10	—	μA
C <sub>IN_HVLDO</sub>	Effective input capacitor (close to HVLDO_IN pin)	1.0	—	—	μF
C <sub>OUT_HVLDO</sub>	Effective output capacitor	2.2	—	—	μF
	Output decoupling capacitor	—	0.1	—	μF
V <sub>HVLDO_LTR</sub>	Transient Load Regulation, Low Power LDO to Normal Switch Mode	-4	—	4	%
V <sub>HVLDO_ILIM_LDO</sub>	Current limitation, LDO Mode, 10 mA capability	11	—	40	mA
V <sub>HVLDO_ILIM_SW</sub>	Current limitation, Switch Mode, 100 mA capability	110	—	350	mA
V <sub>HVLDO_SOFT_START</sub>	Soft start (Enable to 90%), Switch Mode	—	—	250	μs
V <sub>HVLDO_SOFT_START</sub>	Soft start (Enable to 90%), LDO Mode	—	—	1	ms
R <sub>HVLDO_ON</sub>	ON Resistance, Switch Mode, 0.8 V	—	—	1	Ω
	ON Resistance, Switch Mode, 3.3 V	—	—	1.5	Ω
R <sub>HVLDO_DISCH_DIS</sub>	Discharge Resistance (when HVLDO is disabled)	—	60	100	Ω
TSD <sub>HVLDO</sub>	Thermal shutdown threshold	155	—	—	°C
T <sub>HVLDO_TSD</sub>	Thermal shutdown filtering time	—	20	30	μs

## 17 Thermal Management

### 17.1 Functional description

The VR5510 device has an independent thermal monitor sensor for each regulator. When a thermal shutdown threshold is exceeded, each monitor can be programmed to simply shutdown the regulator or to shutdown the regulator and transition the device into the Deep Fail-safe state.

When the regulator shutdown only setting is selected, the regulator starts up automatically when the temperature goes down.

At each startup, a BIST is run to assure that each TSD sensor is not stuck high or low. The results can be checked in the TSD\_BIST\_ERR\_FLG bit (M\_INT\_MASK2 register).

A thermal sensor at the center of the die generates interrupts for the MCU whenever the temperature exceeds a certain threshold. The center die temperature threshold is programmable through the DIE\_CENTER\_TEMP\_OTP [2:0] bit field (CFG\_SM\_2\_OTP register).

**Table 24. Center die temperature thresholds**

DIE_CENTER_TEMP_OTP	Threshold ( $\pm 10$ °C)
000	75 °C
001	90 °C
010	105 °C
011	120 °C
100	135 °C
101	150 °C

## 17.2 Electrical characteristics

*TA = -40 °C to 125 °C, unless otherwise specified.*

**Table 25. Electrical characteristics**

Symbol	Parameter	Min	Typ	Max	Unit
<b>Thermal Monitor</b>					
TSD <sub>REG</sub>	Thermal shutdown threshold for all independent thermal shutdown	155	—	175	°C
TSD <sub>HYST</sub>	Thermal shutdown threshold hysteresis	1	—	10	°C
T <sub>TSD</sub>	Thermal shutdown filtering time	—	20	30	μs

## 18 Clock Management

### 18.1 Clock description

The clock management block consists of a 20 MHz internal oscillator, a low power 100 kHz to 600 kHz oscillator, a Phase Locked Loop (PLL), and multiple dividers. This block generates the clock used by the internal digital state machines, by the switching regulators, and for external clock synchronization.

The internal oscillator runs at 20 MHz by default after startup. The frequency is programmable by I<sup>2</sup>C. A spread spectrum feature can be activated by I<sup>2</sup>C to mitigate the effects of EMI by spreading the energy of the oscillator's fundamental frequency.

The VPRE switching frequency comes from CLK2 (455 kHz) or CLK1 (2.22 MHz). The BUCK1, BUCK2, BUCK3, and BOOST switching frequency comes from CLK1 (2.22 MHz). The switching regulators can be synchronized with an external frequency coming from the FIN pin. A dedicated watchdog monitor verifies and reports the correct FIN frequency range. Different clocks can be sent to the FOUT pin to synchronize an external IC or for diagnostic purposes.

The device selects the internal clock if the SYNCIN signal is lost, but the PLL\_LOCK bit randomly asserts low, or remains high when repeatedly applying and removing SYNCIN.




Figure 24. Clock management block diagram

### 18.2 Phase shifting

To reduce peak current and improve EMC performance, the clocks of the switching regulators (VPRE\_clk, BOOST\_clk, BUCK1\_clk, BUCK2\_clk, and BUCK3\_clk) can be delayed to prevent all regulators from turning on at the same time.

Each clock of each regulator can be shifted from one to seven CLK clock cycles running at 20 MHz, which corresponds to 50 ns. The phase shift configuration is done by using VPRES\_PH\_OTP[2:0], VBST\_PH\_OTP[2:0], BUCK1\_PH\_OTP[2:0] (CFG\_CLOCK\_2\_OTP register), BUCK2\_PH\_OTP[2:0] (CFG\_CLOCK\_3\_OTP register), and BUCK3\_PH\_OTP[2:0] (CFG\_CLOCK\_3\_OTP register).

VPRES and BUCK3 have a peak current detection architecture. The PWM synchronizes the turning on of the High Side switch. BUCK1 and BUCK2 have a valley current detection architecture. The PWM synchronizes the turning on of the Low Side switch.

### 18.3 Manual frequency tuning

The internal oscillator frequency (20 MHz by default) can be programmed by I<sup>2</sup>C commands to frequencies ranging from 16 MHz to 24 MHz in 1 MHz steps. The oscillator's functionality is guaranteed for frequency increments of one step at a time in either direction, with a minimum of 10 μs between steps. For any unused code in the CLK\_INT\_FREQ [3:0] bit field (M\_CLOCK1 register), the internal oscillator is set at the default 20 MHz frequency.

To change the internal oscillator frequency from 20 MHz to 24 MHz, four I<sup>2</sup>C commands are required with a 10 μs wait time between each command. To change the internal oscillator frequency from 24 MHz to 16 MHz, eight I<sup>2</sup>C commands are required with a 10 μs wait time between each command.

Table 26. Manual Frequency Tuning configuration

CLK_INT_FREQ [3:0]	Oscillator Frequency [MHz]
0000 (default)	20
0001	21
0010	22
0011	23

Table 26. Manual Frequency Tuning configuration...continued

CLK_INT_FREQ [3:0]	Oscillator Frequency [MHz]
0100	24
1001	16
1010	17
1011	18
1100	19
Reset condition	POR

### 18.4 Spread spectrum

The internal oscillator can be modulated with a triangular carrier frequency of 23.15 kHz or 92.6 kHz with  $\pm 5\%$  deviation from the oscillator frequency. The spread spectrum feature can be activated by using I<sup>2</sup>C commands to set the MOD\_EN bit (M\_CLOCK1 register). The carrier frequency can be selected by I<sup>2</sup>C with the MOD\_CONF bit (M\_CLOCK1 register). By default, the spread spectrum is disabled. The spread spectrum and the manual frequency tuning functions cannot be used at the same time.

The main purpose of the spread spectrum is to improve the EMC performance by spreading the energy of the internal oscillator and VPRE frequency on the VBAT frequency spectrum. For best performance, select a 23.15 kHz carrier frequency when VPRE is configured at 455 kHz and a 92.6 kHz carrier frequency when VPRE is configured at 2.22 MHz.

### 18.5 External clock synchronization

The PLL must be enabled with the PLL\_SEL\_OTP bit (CFG\_CLOCK\_4\_OTP register) to synchronize the switching regulators with an external frequency coming from the FIN pin. To assure that the PLL output clock (CLK) remains in the digital blocks' 16 MHz to 24 MHz working range, the FIN pin accepts two frequency ranges selectable by the FIN\_DIV bit (M\_CLOCK1 register). When FIN\_DIV is set to zero, the input frequency range must be between 333 kHz and 500 kHz. When FIN\_DIV is set to one, the input frequency range must be between 2 MHz and 3 MHz. If FIN is out of range, CLK moves back to the internal oscillator and reports the error through the FIN\_CLKWD\_OK bit (M\_FLAG3 register).

After the FIN divider has been configured by the FIN\_DIV bit, the FIN clock is routed to the PLL input by the EXT\_FIN\_SEL bit (M\_CLOCK1 register). The PLL output clock (CLK) changes from the internal oscillator to the FIN external clock depending on the EXT\_FIN\_SEL bit setting. The configuration procedure is FIN\_DIV first, then apply FIN, and finally set EXT\_FIN\_SEL.

The FOUT pin can be used to synchronize an external device with the VR5510. The frequency sent to FOUT is selected by using I<sup>2</sup>C commands to set the FOUT\_MUX\_SEL [3:0] bits (M\_CLOCK1 register) according to [Table 27](#).



Table 27. FOUT multiplexer selection

FOUT_MUX_SEL [3:0]	FOUT Multiplexer selection
<b>0000 (default)</b>	No signal, FOUT is low
0001	VPRE_clk
0010	BOOST_clk
0011	BUCK1_clk
0100	BUCK2_clk
0101	BUCK3_clk
0110	FOUT_clk
0111	CLK20M_MAIN_DIV48
1000	CLK20M_FS_DIV48
1001	CLK_FIN_DIV
Others	No signal, FOUT is low
Reset condition	POR

### 18.6 Low power oscillator

The low-power oscillator operates in Standby mode only. The main purpose of this block is to reduce the current consumption of the device during Standby mode. The oscillator frequency is typically 100 kHz with an option to choose either 300 kHz or 600 kHz, depending on the current load expected in Standby mode.

For DDR Self Refresh mode, use the 600 kHz setting.

The frequency setting can be changed using the LOW\_POWER\_CLK [1:0] bit field (M\_CLOCK2 register). However, the I<sup>2</sup>C command to change the frequency setting must be sent at least 40 μs before going into Standby mode.

Table 28. Low Power Clock Selection

LOW_POWER_CLK [1:0]	Low power oscillator frequency
<b>00 / 01 (default)</b>	100 kHz
10	300 kHz
11	600 kHz

### 18.7 Electrical characteristics

*TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground. Typical values based on TA = 25 °C.*

Table 29. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>20 MHz Internal Oscillator</b>					
F <sub>20MHz</sub>	Oscillator nominal frequency (programmable)	—	20	—	MHz
F <sub>20MHz_ACC</sub>	Oscillator accuracy	-6	—	+6	%
T <sub>20MHz_step</sub>	Oscillator frequency tuning step transition time	—	10	—	μs

Table 29. Electrical characteristics...continued

Symbol	Parameter	Min	Typ	Max	Unit
<b>Spread spectrum</b>					
FSS <sub>MOD</sub>	Spread spectrum frequency modulation (MOD_CONF I2C configuration)	—	23.15	—	kHz
		—	92.6	—	kHz
FSS <sub>RANGE</sub>	Spread spectrum Range (around the nominal frequency)	-5	—	+5	%
<b>Clock synchronization (PLL)</b>					
DC <sub>FIN_FOUT</sub>	FIN and FOUT duty cycle	40	—	60	%
FIN <sub>RANGE</sub>	FIN input frequency range (FIN_DIV I <sup>2</sup> C configuration)	333	—	500	kHz
		2	—	3	MHz
FIN <sub>VIL</sub>	FIN Low Voltage Threshold	0.3 x V <sub>DDIO</sub>	—	—	V
FIN <sub>VIH</sub>	FIN High Voltage Threshold	—	—	0.7 x V <sub>DDIO</sub>	V
FIN <sub>ERR_LONG</sub>	CLK_FIN_DIV monitoring, long deviation detection	5	—	—	μs
FIN <sub>ERR_SHORT</sub>	CLK_FIN_DIV monitoring, short deviation detection	—	—	1.5	μs
FIN <sub>TLOST</sub>	Time to switch to internal oscillator when FIN is lost	—	—	3	μs
FIN <sub>DLY</sub>	FIN input buffer propagation delay	—	—	8	ns
FOUT <sub>VOL</sub>	FOUT Low Voltage Threshold at 2 mA	—	—	0.5	V
FOUT <sub>VOH</sub>	FOUT High Voltage Threshold at -2 mA	V <sub>DDIO</sub> - 0.5	—	—	V
FOUT <sub>TRISE</sub>	FOUT rise time (from 20% to 80% of VDDIO, Cout=30 pF)	—	—	20	ns
FOUT <sub>TFALL</sub>	FOUT fall time (from 80% to 20% of VDDIO, Cout=30 pF)	—	—	20	ns
PLL <sub>TLOCK</sub>	PLL lock time	—	—	90	μs
PLL <sub>TSET</sub>	PLL settling time (from EXT_FIN_DIS enable to ±1% of output frequency)	—	—	125	μs
<b>Low Power Oscillator</b>					
F <sub>LPMHz</sub>	Oscillator nominal frequency (programmable)	100	300	600	kHz
F <sub>LPMHz_ACC</sub>	Oscillator accuracy	-10	—	10	%

## 19 Analog Multiplexer: AMUX

### 19.1 Functional description

The AMUX pin delivers 32 analog voltage channel outputs to the MCU ADC input. The AMUX output is buffered through the AMUX/FOUT pin. The AMUX\_FOUT bit (CFG\_BUCK2\_2\_OTP register) programs this pin to function as either an AMUX or an FOUT pin. The voltage channels delivered to the AMUX pin are selected by I<sup>2</sup>C commands. The maximum AMUX output voltage is 1.8 V.

19.2 Block diagram




Figure 25. AMUX block diagram

19.3 AMUX channel selection

Table 30. AMUX output selection

AMUX [4:0]	Signal selection for AMUX output
<b>00000 (default)</b>	GND
00001	VDDIO voltage divided by 2
00010	AMUX Temperature Sensor
00011	Bandgap Main
00100	Bandgap Fail-safe
00101	BUCK1 voltage
00110	BUCK2 voltage
00111	BUCK3 voltage divided by 2.5
01000	VPRE voltage divided by 4
01001	BOOST Voltage divided by 4
01010	LDO1 voltage divided by 4
01011	LDO2 voltage divided by 4
01100	BOS voltage divided by 4
01101	Reserved
01110	VSUP1 voltage divided by 20 or 34 (I <sup>2</sup> C configuration with bit RATIO in M_AMUX register)
01111	PWRON1 voltage divided by 20 or 34 (I <sup>2</sup> C configuration with bit RATIO in M_AMUX register)
10000	PWRON2 voltage divided by 4
10001	HVLDO voltage divided by 2
10010	LDO3 voltage divided by 4
Others	Same as default value (00000): GND

19.4 Electrical characteristics

TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground. Typical values based on TA = 25 °C.

Table 31. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>AMUX</b>					
V <sub>AMUX_IN</sub>	Input voltage range for VSUP, PWRON1, • Ratio 20 • Ratio 34	2.7 2.7	—	36 60	V
I <sub>AMUX</sub>	Output buffer current capability	—	—	2.0	mA
V <sub>AMUX_OFF</sub>	AMUX Offset voltage (I <sub>out</sub> = 1 mA) 0.7 V to 2.2 V	-8	—	8	mV
	AMUX Offset voltage (I <sub>out</sub> = 1 mA) 0.1 V to 3.0 V	-10	—	10	mV
V <sub>AMUX_RATIO</sub>	Ratio accuracy				
	Ratio 1	-0.75	—	0.75	%
	Ratio 2	-1.5	—	1.5	
	Ratio 2.5	-1.5	—	1.5	
	Ratio 4	-3.75	—	3.75	
	Ratio 20	-2	—	2	
	Ratio 34	-2	—	2	
V <sub>AMUX_BRIDGE</sub>	VSUP1, PWRON1 resistor bridge	—	0.5	—	
V <sub>TEMP25</sub>	Temperature sensor voltage at 25 °C	0.67	0.69	0.71	V
V <sub>TEMP_COEFF</sub>	Temperature sensor coefficient	-2	—	-1.9	mV/°C
T <sub>AMUX_SET</sub>	Settling time (from 10% to 90% of 1.8 V, C <sub>out</sub> =1 nF)	—	—	10	μs
C <sub>AMUX_OUT</sub>	Output capacitance	—	0.01	—	μF

20 I/O Interface Pins

20.1 PWRON1, PWRON2

PWRON pins are used to manage the internal biasing of the device and the Main state machine transitions.

- When PWRON1 or PWRON2 > PWRON12<sub>VIH</sub>, the internal biasing starts and the equivalent digital state is 1
- When PWRON1 or PWRON2 < PWRON12<sub>VIL</sub>, the equivalent digital state is 0
- When PWRON1 and PWRON2 < PWRON12<sub>AVIL</sub>, the internal biasing is stopped

PWRON1 and PWRON2 are level-based power-up input signals with an analog measurement capability through AMUX. PWRON1 can be connected to VBAT and PWRON2 to the MCU. When the PWRON1 pin is used as a global pin, a C – R – C protection filter is required, as shown in the application schematics in [Section 21 "Application Schematic"](#).

When Deep Sleep mode is enabled via OTP, the PWRON2 pin is used to transition to Deep Sleep mode from normal operation. The PWRON2\_DSM\_EN bit (M\_MODE register) should be enabled in that case.

$T_A = -40\text{ }^{\circ}\text{C}$  to  $125\text{ }^{\circ}\text{C}$ , unless otherwise specified.  $V_{SUP} = V_{SUP\_UVH}$  to 36 V, unless otherwise specified. All voltages referenced to ground.

Table 32. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>PWRON1, PWRON2</b>					
PWRON1 <sub>VIN</sub>	PWRON1 input supply range	—	—	60	V
PWRON2 <sub>VIN</sub>	PWRON2 input supply range	—	—	5.5	V
PWRON1 <sub>VIL</sub>	Digital Low input voltage threshold	—	—	2.7	V
PWRON2 <sub>VIL</sub>	Digital Low input voltage threshold	—	—	0.7	V
PWRON1 <sub>VIH</sub>	Digital High input voltage threshold	3.5	—	—	V
PWRON2 <sub>VIH</sub>	Digital High input voltage threshold	1.15	—	—	V
T <sub>PWRON12</sub>	Filtering time	50	70	100	μs

## 20.2 INTB

INTB is an open-drain output pin that generates a pulse to inform the MCU when an internal interrupt occurs. Each interrupt can be masked by setting the corresponding inhibit interrupt bit in the M\_INT\_MASK1 or M\_INT\_MASK2 register for the Main logic and FS\_INTB\_MASK register for the Fail Safe logic.

$T_A = -40\text{ }^{\circ}\text{C}$  to  $125\text{ }^{\circ}\text{C}$ , unless otherwise specified.  $V_{SUP} = V_{SUP\_UVH}$  to 36 V, unless otherwise specified. All voltages referenced to ground. Typical values based on  $T_A = 25\text{ }^{\circ}\text{C}$ .

Table 33. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>Interrupt pin</b>					
INTB <sub>PULL-up</sub>	External pull-up resistor to VDDIO	—	5.1	—	kΩ
INTB <sub>VOL</sub>	Low output level threshold (I = 2.0 mA)	—	—	0.4	V
INTB <sub>PULSE</sub>	Pulse duration	90	100	110	μs

Table 34. List of interrupts from Main logic

Interrupt Main	Description
VSUPUV7	VSUP Under Voltage 7 V
VSUPUVH	VSUP Under Voltage high
VSUPUVL	VSUP Under Voltage low
VBOSUVH	VBOS Under Voltage high
VPREOC	VPRE Over current
VPRE_FB_OV	VPRE Over Voltage protection

Table 34. List of interrupts from Main logic...continued

Interrupt Main	Description
VPREUVH	VPRE Under Voltage high
VPREUVL	VPRE Under Voltage low
BUCK1_TSDFLG	BUCK1 Over temperature shutdown event
BUCK1OC	BUCK1 Over current
BUCK2_TSDFLG	BUCK2 Over temperature shutdown event
BUCK2OC	BUCK2 Over current
BUCK3_TSDFLG	BUCK3 over temperature shutdown event
BUCK3_OC	BUCK3 Over current
BOOST_TSDFLG	BOOST Over temperature shutdown event
HVLDOOC	HVLDO Over current
HVLDO_TSDFLG	HVLDO Over temperature shutdown event
VBOOSTOV	BOOST Over Voltage
VBOOSTUVH	BOOST Under Voltage high
LDO1_TSDFLG	LDO1 Over temperature shutdown event
LDO1OC	LDO1 Over current
LDO2_TSDFLG	LDO2 Over temperature shutdown event
LDO2OC	LDO2 Over current
LDO3_TSDFLG	LDO3 Over temperature shutdown event
LDO3OC	LDO3 Over current
PWRON1FLG	PWRON1 transition
PWRON2FLG	PWRON2 transition
COM_ERR	I <sup>2</sup> C communication error
DIE_CENTER_TEMPFLG	Die Center temperature
TSD_BIST_ERR_FLG	TSD check during BIST

Table 35. List of interrupts from Fail-safe logic

Interrupt Fail-safe	Description
FCCU12	FCCU12 bi-stable error detected
FCCU1	FCCU1 single error detected
FCCU2	FCCU2 single error detected
VCOREMON_OV	VCOREMON over-voltage detected
VCOREMON_UV	VCOREMON under-voltage detected
VDDIO_OV	VDDIO over-voltage detected
VDDIO_UV	VDDIO under-voltage detected
VMON1_OV	VMON1 over-voltage detected
VMON1_UV	VMON1 under-voltage detected

Table 35. List of interrupts from Fail-safe logic...continued

Interrupt Fail-safe	Description
VMON2_OV	VMON2 over-voltage detected
VMON2_UV	VMON2 under-voltage detected
VMON3_OV	VMON3 over-voltage detected
VMON3_UV	VMON3 under-voltage detected
VMON4_OV	VMON4 over-voltage detected
VMON4_UV	VMON4 under-voltage detected
HVLDO_OV	HVLDO VMON over-voltage detected
HVLDO_UV	HVLDO VMON under-voltage detected
WD_BAD_DATA	Wrong watchdog refresh – wrong data
WD_BAD_TIMING	Wrong watchdog refresh – CLOSED window or timeout

### 20.3 PSYNC

PSYNC function allows the management of complex start-up sequences with multiple power management ICs, such as two VR5510s or one VR5510 and one external device (e.g. a PF8200). This function is enabled with the PSYNC\_EN\_OTP bit (CFG\_SM\_2\_OTP register). PSYNC\_CFG\_OTP=0 specifies two VR5510; PSYNC\_CFG\_OTP=1 specifies a VR5510 and an external device, such as a PF8200.

When PSYNC is used to synchronize two VR5510 devices, the PSYNC pin of each device must be connected and pulled up to the VBOS pin of the VR5510 master device as shown in Figure 26. In this configuration, the VR5510#1 state machine stops and waits for VR5510#2 in order to synchronize the two VPRE start-ups.




Figure 26. Synchronization of two VR5510

When PSYNC is used to synchronize one VR5510 and one PF8200 (or other PMICs), the PSYNC pin of the VR5510 must be connected to the PGOOD pin of the PF8200. PSYNC can be pulled up to the VBOS or VSNS pin. In this configuration, after VPRE

starts, the VR5510 state machine stops and waits for the PF8200 PGOOD to be released before continuing its own power-up sequence.

The VPRE\_OFF\_DLY\_OTP bit (CFG\_SM\_2\_OTP register) allows the VR5510 power-down sequence to delay the VPRE turn-off time (250  $\mu$ s or 32 ms).

The PSYNC\_PWRDWN\_EN\_OTP bit (CFG\_BUCK2\_1\_OTP register) can be set to enable PSYNC to power down the VR5510 when the PSYNC level is low.




Figure 27. Synchronization of one VR5510 and one PF82

The PSYNC\_PGOOD\_EXT\_OTP bit (CFG\_SM\_2\_OTP register) allows the HVLDO to transition in switch mode (only from standby wake up) in the state NORMAL\_M when PSYNC is going high. This function is available only if PSYNC\_EN\_OTP=0.

Table 36. PSYNC\_PGOOD\_EXT\_OTP configuration

PSYNC_PGOOD_EXT_OTP	HVLDO transition in switch mode based on PSYNC pin
0	Disabled
1	Enabled

*TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground. Typical values based on TA = 25 °C.*

Table 37. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>PSYNC</b>					
PSYNC <sub>VIL</sub>	Low Level Input Threshold	0.7	—	—	V
PSYNC <sub>VIH</sub>	High Level Input Threshold	—	—	1.4	V
PSYNC <sub>VOL</sub>	Low Level Output Threshold (I = 2.0 mA)	—	—	0.5	V
PSYNCRPU	External Pull Up resistor to VBOS	—	10	—	K $\Omega$
PSYNCRPD	Internal Pull Down resistor (weak pull-down when VR5510 is not powered)	—	400	—	K $\Omega$
PSYNCCOUT	External decoupling capacitor	—	0.1	—	$\mu$ F
PSYNCTFB	Feedback filtering time	6	10	15	$\mu$ s

## 20.4 STBY\_PGOOD

STBY\_PGOOD is an output that can be connected in the application to the MCU. The standby PGOOD feature is enabled through the STBY\_PGOOD\_EN\_OTP bit (CFG\_DEVID\_OTP register). The STBY\_PGOOD pin is high in Normal mode and is



asserted low in Standby mode to indicate a safe transition into Standby mode when the regulators are discharged below the STBY\_DISCH\_OTP (CFG\_DEVID\_OTP register) setting.

Table 38. STBY\_DISCH\_OTP configuration

STBY_DISCH_OTP	Discharge threshold selection
0	75 mV
1	150 mV

An option is available to monitor the discharge of an external regulator via the VMON1.

Table 39. EXT\_STBY\_DISCH\_OTP configuration

EXT_STBY_DISCH_OTP	Enable the discharge monitoring of an external PMIC on VMON1
0	Disabled
1	Enabled, threshold is based on STBY_DISCH_OTP setting

The STBY\_PGOOD\_DLY\_OTP bit (CFG\_BUCK1\_2\_OTP register) selects the length of the delay before releasing the STBY\_PGOOD pin in NORMAL\_M state when waking up from Standby mode. The length of the delay depends on the HVLDO voltage setting configuration:

Table 40. STBY\_PGOOD\_DLY\_OTP configuration

STBY_PGOOD_DLY_OTP	STBY_PGOOD delay in NORMAL_M state
0	400 μs for HVLDO set to 3.3 V
1	300 μs for HVLDO set to 0.8 V

The STBY\_PGOOD\_TEST\_EN bit enables the STBY\_PGOOD test function. When the test function is enabled, the output level is controlled via the STBY\_PGOOD\_TEST\_LVL bit. This function can be used by the MCU to check that the STBY\_PIN is toggling correctly. Both bits are located in the M\_MODE register.

*TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.*

Table 41. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>STBY_PGOOD</b>					
V <sub>STBY_PG_OL</sub>	Low output level threshold (I = 2.0 mA)	—	—	0.4	V
V <sub>STBY_PG_OH</sub>	High output level threshold (I = 2.0 mA)	0.83*VPRE	—	—	V

## 20.5 STBY input

The STBY pin is an input that can be connected in the application to the MCU. The standby input pin polarity can be programmed through STBY\_POLARITY\_OTP bit (CFG\_DEVID\_OTP) to either active high or active low in Standby mode.

The Fail-safe logic manages STBY entry.

*TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.*

Table 42. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>STANDBY</b>					
V <sub>STBY_IL</sub>	Low input level threshold	0.7	—	—	V
V <sub>STBY_IH</sub>	High input level threshold	—	—	1.4	V
V <sub>STBY_FLT</sub>	Standby filter time	27.3	—	44.4	μs

In Standby mode, a standby timer in the Main logic automatically turns the VR5510 off if a timeout occurs. This timer is enabled by setting both the STBY\_TIMER\_EN\_OTP bit (CFG\_DEVID\_OTP register) and the STBY\_TIMER\_EN bit (M\_SM\_CTRL1 register) to one. The STBY\_TIMER\_EN\_OTP bit can be set by OTP. The STBY\_TIMER\_EN bit can only be enabled using I<sup>2</sup>C commands.

The timer window duration is programmable by using I<sup>2</sup>C to set the TIMER\_STBY\_WINDOW[3:0] bits (M\_SM\_CTRL1 register) (see [Table 43](#)).

Table 43. Standby timer duration

TIMER_STBY_WINDOW[3:0]	Configure the standby timer duration
<b>0000 (default)</b>	<b>16 ms</b>
0001	32 ms
0010	128 ms
0011	512 ms
0100	1024 ms
0101	4096 ms
0110	8192 ms
0111	16384 ms
1000	65536 ms
1001	131072 ms
1010	262144 ms
1011	524288 ms
1100	1048576 ms
1101	2097152 ms
1110	4194304 ms
1111	8388608 ms

## 20.6 PWRON2 for Deep Sleep mode

The PWRON2 pin manages the transition to Deep Sleep mode if both the DSM\_EN\_OTP bit (CFG\_CLOCK\_3\_OTP) and the PWRON2\_DSM\_EN bit (M\_MODE register) are set to 1.

Deep Sleep mode shuts down all VR5510 regulators except the HVLDO. When the device is in Deep Sleep mode, the HVLDO regulator can only operate as an LDO at 3.3 V.

Only the PWRON2 input detector is active in Deep Sleep mode, so only that pin can be used to exit the mode.

## 21 Application Schematic




Figure 28. Application schematic

Refer to the VR5510 Device Guideline for more details on the schematic

## 22 Safety

### 22.1 Functional description

The Fail-safe domain is electrically independent and physically isolated. The Fail-safe domain is supplied by its own reference voltages and current, has its own oscillator, has a duplicate analog path to minimize common cause failures, and has LBIST/ABIST to cover latent faults. The Fail-safe domain offers QM, ASIL B or ASIL D compliancy depending on device part number. Fail-safe timings are derived from the Fail-safe oscillator with  $\pm 10\%$  accuracy, unless otherwise specified.

The Fail-Safe domain and its dedicated pins are shown in [Figure 29](#).




Figure 29. Fail Safe block diagram

Note: Refer to the VR5510 Device Guideline for more details on the schematic.

## 22.2 QM versus ASIL-B versus ASIL-D

Table 44. QM VS ASIL-B VS ASIL-D safety features

Safety Features	QM	ASIL B	ASIL D
PGOOD output pin	Yes	Yes	Yes
RSTB output pin	Yes	Yes	Yes
FS0B output pin	No	Yes	Yes
Watchdog monitoring	No	Simple WD	Challenger WD
FCCU monitoring	No	Yes	Yes
MCU Fault Recovery Strategy	No	No	Yes
Analog BIST (ABIST)	No	Yes	Yes
Logical BIST (LBIST)	No	No	Yes

## 22.3 Fail-safe initialization

After POR or a wake-up from Standby mode or Deep Sleep mode, when the RSTB pin is released, the Fail-Safe State Machine enters into the INIT\_FS phase for initialization. To secure the writing process during INIT\_FS (in addition to CRC computation during I<sup>2</sup>C transfer), the MCU must perform the following sequence for all INIT\_FS registers. The procedure is described below, where the *Register\_A* suffix stands for the suffix of any INIT\_FS register (e.g. FS\_I\_FSSM, FSI\_I\_SVS, etc.).

1. Write the desired data in the FS\_I\_Register\_A (DATA)
2. Write the one's complement of the FS\_I\_Register A in the FS\_I\_NOT\_Register\_A (DATA\_NOT)

For example, if FS\_I\_Register\_A = 0xABCD, then 0x5432 (the one's complement of 0xABCD) must be written to FS\_I\_NOT\_Register\_A. Only the utility bits must be inverted

in the DATA\_NOT content. The RESERVED bits are not considered and can be written to zero.

A real-time comparison process (XOR) is performed by the VR5510 to ensure DATA\_RS\_I\_Register\_A=DATA\_NOT FS\_I\_NOT\_Register\_A. If the comparison result is correct, then the REG\_CORRUPT bit (FS\_STATES register) is set to zero. If the comparison result is wrong, then the REG\_CORRUPT bit is set to one. REG\_CORRUPT monitoring is active as soon as the INIT\_FS phase is closed by the first good watchdog refresh.

INIT\_FS must be closed by the first good watchdog refresh before the window timeout. The window duration is programmable via the WD\_INIT\_TIMEOUT\_OTP[1:0] bits (CFG\_2\_OTP register).

After the INIT\_FS phase closes, it can be re-entered again from any other FS\_state by setting the GOTO\_INITFS bit (FS\_SAFE\_IOS register).

### 22.4 Watchdog

The watchdog is a windowed watchdog for the Simple and the Challenger watchdog. The first part of the window is referred to as the CLOSED window and the second part is referred to as the OPEN window. A good watchdog refresh is a good watchdog response during the OPEN window. A bad watchdog refresh is a bad watchdog response during the OPEN window, no watchdog refresh during the OPEN window or a good watchdog response during the CLOSED window. After a good or a bad watchdog refresh, a new window period starts immediately so that the MCU stays synchronized with the windowed watchdog. [Figure 30](#) illustrates the watchdog window error possibilities:




Figure 30. Watchdog window error

The first good watchdog refresh closes the INIT\_FS phase. The watchdog window continues running and the MCU must refresh the watchdog in the OPEN window of the watchdog window period. The duration of the watchdog window is configurable from 1 ms to 1024 ms with the WD\_WINDOW [3:0] bits (FS\_WD\_WINDOW register). The new watchdog window takes effect after the next watchdog refresh. The watchdog window can only be disabled during the INIT\_FS phase. A watchdog disable takes effect when INIT\_FS closes.

Table 45. Watchdog window period configuration

WD_WINDOW[3:0]	Watchdog Window Period
0000	DISABLE (during INIT_FS only)
0001	1.0 ms
0010	2.0 ms
<b>0011 (default)</b>	<b>3.0 ms</b>
0100	4.0 ms

Table 45. Watchdog window period configuration...continued

WD_WINDOW[3:0]	Watchdog Window Period
0101	6.0 ms
0110	8.0 ms
0111	12 ms
1000	16 ms
1001	24 ms
1010	32 ms
1011	64 ms
1100	128 ms
1101	256 ms
1110	512 ms
1111	1024 ms
Reset condition	POR

The duty cycle of the watchdog window is configurable from 31.25% to 68.75% with the WDW\_DC [2:0] bits (FS\_WD\_WINDOW register). The new duty cycle is effective after the next watchdog refresh.

Table 46. Watchdog window duty cycle configuration

WDW_DC [2:0]	CLOSED window	OPEN window
000	31.25%	68.75%
001	37.5%	62.5%
<b>010 (default)</b>	<b>50%</b>	<b>50%</b>
011	62.5%	37.5%
100	68.75%	31.25%
Others	50%	50%
Reset condition	POR	

### 22.4.1 Simple watchdog

The Simple watchdog uses a unique seed. The MCU can send its own seed to the WD\_SEED bit field (FS\_WD\_SEED register) or it can use the default value 0x5AB2. This seed must be written in the WD\_ANSWER bit field (FS\_WD\_ANSWER register) during the OPEN watchdog window. When the result is correct, the watchdog window is restarted. When the result is incorrect, the WD error counter is incremented and the watchdog window is restarted. In Simple watchdog configuration, a 0xFFFF and 0x0000 value cannot be written to WD\_SEED. If a 0x0000 or 0xFFFF write is attempted, a communication error is reported.

### 22.4.2 Challenger watchdog

The Challenger watchdog is based on a question/answer exchange between the VR5510 and the MCU. During the INIT\_FS phase, the VR5510 implements a Linear Feedback Shift Register (LFSR) to generate a 16-bit pseudo-random word. The MCU can send

a different LFSR seed or use the default VR5510 LFSR value (0x5AB2) to perform a predefined calculation. The result is sent through by I<sup>2</sup>C during the OPEN watchdog window and verified by the VR5510. When the result is correct, the watchdog window is restarted and a new LFSR is generated. When the result is wrong, the WD error counter is incremented, the watchdog window is restarted and the LFSR value is not changed.

During the initialization phase (INIT\_FS), the MCU sends the seed for the LFSR, or uses the default LFSR value generated by the VR5510 (0x5AB2), available in the WD\_SEED register. Using this LFSR, the MCU performs a simple calculation based on below formula and sends the results in the WD\_ANSWER register.




Figure 31. Challenger watchdog formula

### 22.4.3 Watchdog error counter


The watchdog error strategy is available for the Challenger watchdog and the Simple watchdog. The watchdog error counter is implemented in the device to filter the incorrect watchdog refresh. Each time a watchdog failure occurs, the device increments the counter by two. The watchdog error counter is decremented by one each time the watchdog is properly refreshed. This principle ensures that a cyclic 'OK/NOK' behavior converges on a failure detection.

To allow flexibility in the application, the maximum value of the watchdog error counter is configurable with the WD\_ERR\_LIMIT[1:0] bit field (FS\_I\_WD\_CFG register) during the INIT\_FS phase.

Table 47. Watchdog error counter

WD_ERR_LIMIT[1:0]	Watchdog Error Counter value
00	8
<b>01 (default)</b>	<b>6</b>
10	4
11	2
Reset condition	POR

The watchdog error counter value can be read by the MCU for diagnostic purposes from the WD\_ERR\_CNT[3:0] bit field (FS\_I\_WD\_CFG register).



22.4.4 Watchdog refresh counter

The watchdog refresh strategy is available for the Challenger watchdog and the Simple watchdog. The watchdog refresh counter is used to decrement the fault error counter. Each time the watchdog is properly refreshed, the watchdog refresh counter is incremented by one. Each time the watchdog refresh counter reaches its maximum value (six by default), if the next WD refresh is also good, the fault error counter is decremented by one. Whatever position the watchdog refresh counter is in, each time a wrong refresh watchdog occurs, the watchdog refresh counter is reset to zero.

To allow flexibility in the application, the maximum value of the watchdog refresh counter is configurable with the WD\_RFR\_LIMIT[1:0] bit field (FS\_I\_WD\_CFG register) during the INIT\_FS phase.

Table 48. Watchdog refresh counter configuration

WD_RFR_LIMIT[1:0]	Watchdog Refresh Counter value
00 (default)	6
01	4
10	2
11	1
Reset condition	POR

The watchdog refresh counter value can be read by the MCU for diagnostic purposes with the WD\_RFR\_CNT[2:0] bit field (FS\_I\_WD\_CFG register).






Figure 33. Watchdog refresh counter configurations

22.4.5 Watchdog error impact

When the watchdog error counter reaches its maximum value, the Fail-safe reaction on RSTB and/or FS0B is configurable with the WD\_FS\_IMPACT[1:0] bit field (FS\_I\_WD\_CFG register) during the INIT\_FS phase.

Table 49. Watchdog error impact configuration

WD_FS_IMPACT[1:0]	Watchdog Error Impact on RSTB/FS0B
00	No action on RSTB and FS0B
01	FS0B only is asserted if WD error counter = WD_ERR_LIMIT[1:0]
1x	FS0B and RSTB are asserted if WD error counter = WD_ERR_LIMIT[1:0]
Reset condition	POR

22.4.6 MCU fault recovery strategy

This functionality extends the watchdog window to allow the MCU to perform a fault recovery strategy. The goal is to prevent the MCU from being reset while it is trying to recover the application after a failure event.

When a fault is triggered by the MCU via its FCCU pins, the device asserts the FS0B pin and the watchdog window duration automatically becomes an open window (no more duty cycle). This open window duration is configurable with the WDW\_RECOVERY [3:0] bit field (FS\_WD\_WINDOW register) during the INIT\_FS phase.

Table 50. Fault recovery window configuration

WDW_RECOVERY [3:0]	Watchdog Window Duration when the device is in Fault Recovery Strategy
0000	DISABLE
0001	1.0 ms
0010	2.0 ms
0011	3.0 ms


Table 50. Fault recovery window configuration...continued

WDW_RECOVERY [3:0]	Watchdog Window Duration when the device is in Fault Recovery Strategy
0100	4.0 ms
0101	6.0 ms
0110	8.0 ms
0111	12 ms
1000	16 ms
1001	24 ms
1010	32 ms
<b>1011(default)</b>	<b>64 ms</b>
1100	128 ms
1101	256 ms
1110	512 ms
1111	1024 ms
Reset condition	POR

The transition from WD\_WINDOW to WDW\_RECOVERY happens when the FCCU pin indicates an error and FS0B is asserted.

If the MCU sends a good watchdog refresh before the end of the WDW\_RECOVERY duration, the device switches back to the WD\_WINDOW duration and the associated duty cycle if the FCCU pins no longer indicate an error. Otherwise, a new WDW\_RECOVERY period is started.

If the MCU does not send a good watchdog refresh before the end of the WDW\_RECOVERY duration, a reset pulse is generated and the Fail-safe state machine moves back to INIT\_FS.



## 22.5 FCCU monitoring

The FCCU input pins monitor hardware failures from the MCU. The FCCU input pins can be configured by pair, or as single independent inputs. FCCU monitoring is active as soon as the INIT\_FS is closed by the first good watchdog refresh. The FCCU input pins are configured by pair, or single independent inputs with the FCCU\_CFG[1:0] bit field (FS\_I\_SAFE\_INPUTS register).

Table 51. FCCU pins configuration

FCCU_CFG[1:0]	FCCU pins configuration
00	No monitoring
<b>01 (default)</b>	<b>FCCU1 and FCCU2 monitoring by pair (bi-stable protocol)</b>
10	FCCU1 or FCCU2 input monitoring
11	FCCU1 input monitoring only
Reset condition	POR

22.5.1 FCCU12 monitoring by pair

When FCCU12 are used by pair, the bi-stable protocol is supported as shown in [Figure 35](#):




Figure 35. FCCU bi-stable protocol

The polarity of the FCCU fault signals is configurable with FCCU12\_FLT\_POL bit (FS\_I\_SAFE\_INPUTS register) during the INIT\_FS phase.

Table 52. FCCU12 polarity configuration

FCCU12_FLT_POL	FCCU12 polarity
<b>0 (default)</b>	<b>FCCU1=0 or FCCU2=1 level is a fault</b>
1	FCCU1=1 or FCCU2=0 level is a fault
Reset condition	POR

When an FCCU fault is detected, the Fail-safe reaction on RSTB and/or FS0B is configurable with the FCCU12\_FS\_IMPACT bit (FS\_I\_SAFE\_INPUTS register) during the INIT\_FS phase.

Table 53. FCCU12 FS impact configuration

FCCU12_FS_IMPACT	FCCU12 impact on RSTB/FS0B
0	FS0B only is asserted
<b>1 (default)</b>	<b>FS0B and RSTB are asserted</b>
Reset condition	POR

External pull-up/down resistors are required to provide a passive error state if the MCU does not drive its FCCU output pins.

Regardless of the VDDIO voltage (1.8 V or 3.3 V), the pull-down resistor value must be at least four times greater than the value of the pull-up resistor in order to detect an FCCU1 short to FCCU2 failure mode.




Figure 36. FCCU connection

22.5.2 FCCU12 independent monitoring

When FCCU1 and/or FCCU2 are used independently, the FCCU inputs can monitor two different and independent error signals. For each input, the polarity of the FCCU fault signal is configurable with the FCCU1\_FLT\_POL and FCCU2\_FLT\_POL bits (FS\_I\_SAFE\_INPUTS register) during the INIT\_FS phase.

Table 54. FCCU12 polarity configuration

FCCU1_FLT_POL	FCCU1 polarity configuration
0 (default)	FCCU1 low level is a fault
1	FCCU1 high level is a fault
Reset condition	POR
FCCU2_FLT_POL	FCCU2_FLT_POL
0 (default)	FCCU2 low level is a fault
1	FCCU2 high level is a fault
Reset condition	POR

When an FCCU fault is detected, the Fail-safe reaction on RSTB and/or FS0B is configurable with the FCCU1\_FS\_IMPACT and FCCU2\_FS\_IMPACT bits (FS\_I\_SAFE\_INPUTS register) during the INIT\_FS phase.

Table 55. FCCU12 impact configuration

FCCU1_FS_IMPACT	FCCU1 impact on RSTB/FS0B
0	FS0B only is asserted
1 (default)	FS0B and RSTB are asserted
Reset condition	POR
FCCU2_FS_IMPACT	FCCU2 impact on RSTB/FS0B
0	FS0B only is asserted
1 (default)	FS0B and RSTB are asserted
Reset condition	POR

**22.5.3 FCCU1 WDI function for i.MX processor**

FCCU1 can be configured by OTP to work as the WDI pin in order to be compatible with an i.MX processor applications.

To configure FCCU1 as the WDI pin, set the FCCU\_OR\_WDI\_OTP bit (CFG\_1\_OTP register) to one. The polarity is configured through the WDI\_POL\_OTP bit (CFG\_I2C\_OTP register).

When the WDI pin is asserted by the MCU, the system transitions to Deep Fail-safe and then restarts the application.

**22.5.4 FCCU12 electrical characteristics**

*TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground. Typical values based on TA = 25 °C.*

Table 56. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>FCCU1,2</b>					
FCCU12_TERR	FCCU1,2 filtering time	4.0	—	8.0	µs
FCCU12_VIH	FCCU1,2 High level input voltage	—	—	0.7 x V <sub>DDIO</sub>	V
FCCU12_VIL	FCCU1,2 Low level input voltage	0.3 x V <sub>DDIO</sub>	—	—	V
FCCU12_HYST	FCCU1,2 input voltage hysteresis	0.1	—	—	V
FCCU1_WDI_FILT	Debounce filter when FCCU1 is used in WDI Mode	—	10	—	µs

**22.6 Voltage supervisor**

The voltage supervisor monitors overvoltage and undervoltage occurrences on the VCOREMON, HVLDO, VDDIO and VMON1/2/3/4 input pins. When an overvoltage occurs on a VR5510 regulator monitored by one of these pins, the associated VR5510 regulator is switched off until the fault is removed. Voltage monitoring is active as soon as FS\_ENABLE=1. UV/OV flags are reported accordingly.

**22.6.1 VCOREMON voltage monitoring**

The VCOREMON input pin is dedicated to BUCK1 or BUCK1 & BUCK2 in dual phase operation. When an overvoltage or undervoltage fault is detected, the Fail-safe reaction on RSTB and/or FS0B is configurable with the VCOREMON\_OV\_FS\_IMPACT[1:0] and VCOREMON\_UV\_FS\_IMPACT[1:0] bitfields (FS\_I\_OVUV\_SAFE\_REACTION1 register) during the INIT\_FS phase.

Table 57. VCOREMON impact configuration

VCOREMON_OV_FS_IMPACT[1:0]	VCOREMON OV impact on RSTB/FS0B
00	No effect on RSTB and FS0B
01	FS0B only is asserted
<b>10 &amp; 11 (default)</b>	<b>FS0B and RSTB are asserted</b>
Reset condition	POR

Table 57. VCOREMON impact configuration...continued

VCOREMON_UV_FS_IMPACT[1:0]	VCOREMON UV impact on RSTB/FS0B
00	No effect on RSTB and FS0B
<b>01 (default)</b>	<b>FS0B only is asserted</b>
10 & 11	FS0B and RSTB are asserted
Reset condition	POR

VCOREMON OV threshold is configurable via the OTP VCOREOVTH\_OTP[3:0] bit field (CFG\_UVOV\_2\_OTP register).

VCOREMON UV threshold is configurable via the OTP VCOREUVTH\_OTP[3:0] bit field (CFG\_UVOV\_6\_OTP register).

VCOREMON OV filtering is configurable via the OTP OV\_MCU\_OTP bit field and the UV via UV\_MCU\_OTP[1:0] bit field. Both bitfields are in register CFG\_DEGLITCH1\_OTP.

*TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.*

Table 58. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>VCOREMON</b>					
VCOREMON_OV_min	Overvoltage threshold minimum	—	+2.5	—	%
VCOREMON_OV_max	Overvoltage threshold maximum	—	+10	—	%
VCOREMON_OV_step	Overvoltage threshold step (VCOREOVTH[3:0])	—	+0.5	—	%
VCOREMON_OV_acc	Overvoltage threshold accuracy	-2	—	1.5	%
TCOREMON_OV	Overvoltage filtering time (OV_MCU_OTP)	20	25	30	µs
		40	45	50	µs
VCOREMON_UV_min	Undervoltage threshold minimum	—	-2.5	—	%
VCOREMON_UV_max	Undervoltage threshold maximum	—	-10	—	%
VCOREMON_UV_step	Undervoltage threshold step (VCOREUVTH_OTP[3:0])	—	-0.5	—	%
VCOREMON_UV_acc	Undervoltage threshold accuracy	-1.5	—	1.5	%
TCOREMON_UV	Undervoltage filtering time (UV_MCU_OTP[1:0])	2.5	5	7.5	µs
		10	15	20	µs
		20	25	30	µs
		35	40	45	µs

### 22.6.2 Static Voltage Scaling (SVS)

The Static Voltage Scaling function allows the MCU to reduce or increase the output voltage initially configured at the start-up of BUCK1 (and BUCK2 if used in multiphase). The SVS configuration must be done in the INIT\_FS phase.

The offset value is configurable by I<sup>2</sup>C with the SVS\_OFFSET[5:0] bit field (FS\_I\_SVS register) and the exact complemented value must be written in the NOT\_SVS\_OFFSET[5:0] bits.

Table 59. SVS offset configuration

SVS_OFFSET[5:0]	NOT_SVS_OFFSET[5:0]	Offset applied to BUCK1 (and BUCK2 if used in multiphase).
000000 (default)	111111	0 mV
000001	111110	6.25 mV
-----	-----	6.25 mV step per bit
111111	000000	393.75 mV
Reset condition	POR	

The VCORE\_SVS\_CLAMP\_OTP[5:0] bit field (CFG\_UVOV\_3\_OTP register) sets the maximum value of steps available for the application.

Table 60. SVS clamp configuration

VCORE_SVS_CLAMP_OTP[5:0]	SVS Max steps
000000	No SVS
000001	2 steps available
000011	4 steps available
000111	8 steps available
001111	16 steps available
011111	32 steps available
111111	64 steps available

A VCORE\_SVS\_FULL\_OFFSET\_OTP bit field (CFG\_UVOV\_3\_OTP register) sets the full offset range to be either negative offset only or both negative and positive offset.

If the full offset range is set, the SVS\_OFFSET\_SIGN bit (FS\_I\_SVS register) selects the sign of the offset.

The BUCK1/2 output voltage transition starts when the NOT\_SVS\_OFFSET[5:0] I<sup>2</sup>C command is received and confirmed good. If the NOT\_SVS\_OFFSET[5:0] value sent by I<sup>2</sup>C command is not the one's compliment of the SVS\_OFFSET[5:0] value sent by I<sup>2</sup>C command, the SVS procedure is not executed and the BUCK1 output voltage remains at its original value.

The OV/UV threshold changes immediately when the NOT\_SVS\_OFFSET[5:0] I<sup>2</sup>C command is received and confirmed good. Therefore, the BUCK1 output voltage transition is done within the OV/UV filtering time. Depending on the required offset, the voltages may need to be changed in multiple steps to avoid triggering an OV/UV event.




Figure 37. SVS principle

### 22.6.3 VDDIO monitoring

The VDDIO input pin can be connected to VPRE, LDO1, LDO2, LDO3, BUCK2, BUCK3, or an external regulator. The regulator connected to VDDIO must be at 1.8 V or 3.3 V to be compatible with overvoltage and undervoltage monitoring thresholds. Specifying which regulator is connected to VDDIO (and hence, which regulator is turned off when an overvoltage detection occurs) is done by configuration settings in the VDDIO\_REG\_ASSIGN\_OTP[2:0] bit field (CFG\_I2C\_OTP register).

If an external regulator is connected to VDDIO, this regulator cannot be turned off, but the overvoltage flag is reported to the MCU which can take appropriate action.

In all cases, the Fail-safe reaction on RSTB and/or FS0B is configured with the VDDIO\_OV\_FS\_IMPACT[1:0] and VDDIO\_UV\_FS\_IMPACT[1:0] bitfields in the FS\_I\_OVUV\_SAFE\_REACTION1 register.

The Fail-safe VDDIO voltage (1.8 V or 3.3 V) can be set via the VDDIO\_V\_OTP bit (CFG\_1\_OTP register).




Figure 38. VDDIO monitor principle



Table 61. VDDIO FS impact configuration

VDDIO_OV_FS_IMPACT[1:0]	VDDIO OV impact on RSTB/FS0B
00	No effect on RSTB and FS0B
01	FS0B only is asserted
<b>10 &amp; 11 (default)</b>	<b>FS0B and RSTB are asserted</b>
Reset condition	POR
VDDIO_UV_FS_IMPACT[1:0]	VDDIO UV impact on RSTB/FS0B
00	No effect on RSTB and FS0B
<b>01 (default)</b>	<b>FS0B only is asserted</b>
10 & 11	FS0B and RSTB are asserted
Reset condition	POR

VDDIO OV threshold is configurable via the OTP VDDIOOVTH\_OTP[3:0] bit field (CFG\_UVOV\_2\_OTP register).

VDDIO UV threshold is configurable via the OTP VDDIOUVTH\_OTP[3:0] bit field (CFG\_UVOV\_6\_OTP register).

VDDIO OV filtering is configurable via the OTP register OV\_VDDIO\_OTP bit (CFG\_DEGLITCH1\_OTP register) and the UV via UV\_VDDIO\_OTP[1:0] bit field (CFG\_DEGLITCH1\_OTP register).

*TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.*

Table 62. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>VDDIO</b>					
VDDIO_OV_min	Over-voltage threshold minimum	—	+2.5	—	%
VDDIO_OV_max	Over-voltage threshold maximum	—	+10	—	%
VDDIO_OV_step	Over-voltage threshold step (VDDIOOVTH_OTP[3:0])	—	+0.5	—	%
VDDIO_OV_acc	Over-voltage threshold accuracy	-2	—	1.5	%
TVDDIO_OV	Over-voltage filtering time (OV_VDDIO_OTP)	20	25	30	µs
		40	45	50	µs
VDDIO_UV_min	Under-voltage threshold minimum	—	-2.5	—	%
VDDIO_UV_max	Under -voltage threshold maximum	—	-10	—	%
VDDIO_UV_step	Under -voltage threshold step (VDDIOUVTH_OTP[3:0] bits)	—	-0.5	—	%
VDDIO_UV_acc	Under -voltage threshold accuracy	-1.5	—	1.5	%
TVDDIO_UV	Under-voltage filtering time (UV_VDDIO_OTP[1:0])	2.5	5	7.5	µs
		10	15	20	µs
		20	25	30	µs
		35	40	45	µs

22.6.4 HVLDO monitoring

The HVLDO voltage monitor is internally connected to the HVLDO output.

HVLDO VMON can be configured in two modes—Switch mode and LDO mode— via the HVLDO\_MODE\_OTP bit (CFG\_1\_OTP register). In Switch mode, the reference internally tracks the Buck1 DVS DAC.

Switch mode can only be used at 0.8 V. In LDO mode, the voltage can be set either to 0.8 V or 3.3 V via the HVLDO\_V\_OTP bit (CFG\_1\_OTP register).

In all cases, the Fail-safe reaction on RSTB and/or FS0B is configured by the HVLDO\_VMON\_OV\_FS\_IMPACT[1:0] and HVLDO\_VMON\_UV\_FS\_IMPACT[1:0] bitfields. Both bit fields are in the FS\_I\_OVUV\_SAFE\_REACTION1 register.

Table 63. HVLDO monitor FS impact configuration

HVLDO_VMON_OV_FS_IMPACT[1:0]	HVLDO VMON OV impact on RSTB/FS0B
00	No effect on RSTB and FS0B
01	FS0B only is asserted
<b>10 &amp; 11 (default)</b>	<b>FS0B and RSTB are asserted</b>
Reset condition	POR
HVLDO_VMON_UV_FS_IMPACT[1:0]	HVLDO VMON UV impact on RSTB/FS0B
00	No effect on RSTB and FS0B
<b>01 (default)</b>	<b>FS0B only is asserted</b>
10 & 11	FS0B and RSTB are asserted
Reset condition	POR

HVLDO VMON OV threshold is configurable via the OTP HVLDO\_VMON\_OVTH\_OTP[3:0] bit field (CFG\_UVOV\_9\_OTP register).

HVLDO VMON UV threshold is configurable via the OTP HVLDO\_VMON\_UVTH\_OTP[3:0] (CFG\_UVOV\_9\_OTP register).

HVLDO VMON OV filtering is configurable via the OTP OV\_HVLDO\_OTP bit and the UV via UV\_HVLDO\_OTP[1:0] bit field. Both are in the CFG\_DEGLITCH1\_OTP register.

*TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.*

Table 64. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>HVLDO</b>					
HVLDO_OV_min	Overvoltage threshold minimum	—	+2.5	—	%
HVLDO_OV_max	Overvoltage threshold maximum	—	+10	—	%
HVLDO_OV_step	Overvoltage threshold step (HVLDO_VMON_OVTH_OTP[3:0])	—	+0.5	—	%
VHLDO_OV_acc	Overvoltage threshold accuracy	-2	—	1.5	%
HVLDO_OV	Overvoltage filtering time (OV_HVLDO_OTP)	20	25	30	µs
		40	45	50	µs

Table 64. Electrical characteristics...continued

Symbol	Parameter	Min	Typ	Max	Unit
HVLDO_UV_min	Undervoltage threshold minimum	—	-2.5	—	%
HVLDO_UV_max	Undervoltage threshold maximum	—	-10	—	%
HVLDO_UV_step	Undervoltage threshold step (HVLDO_VMON_UVTH_OTP[3:0] bits)	—	-0.5	—	%
HVLDO_UV_acc	VHVLDO=0.8 V accuracy	-1.5	—	1.5	%
	VHVLDO=3.3 V accuracy	-2	—	1.5	%
HVLDO_UV	Undervoltage filtering time (UV_HVLDO_OTP[1:0])	2.5	5	7.5	µs
		10	15	20	µs
		20	25	30	µs
		35	40	45	µs

22.6.5 VMONx monitoring

The VMONx input pins can be connected to VPRE, LDO1, LDO2, LDO3, BUCK1, BUCK2, BUCK3, BOOST, or to an external regulator.

Specifying which regulator is connected to a VMONx pin (and hence, which regulator is turned off when an overvoltage detection occurs) is done by I<sup>2</sup>C in the M\_VMON\_REGx register.

If an external regulator is connected to a VMONx pin, this regulator cannot be turned off, but the overvoltage flag is reported to the MCU which can take appropriate action.

In all cases, the Fail-safe reaction on RSTB and/or FS0B is configured with the VMONx\_OV\_FS\_IMPACT[1:0] and VMONx\_UV\_FS\_IMPACT[1:0] bitfields in the FS\_I\_OVUV\_SAFE\_REACTION2 register.




Figure 39. VMONx monitor principle

The external resistor bridge connected to VMONx must be calculated to deliver a midpoint of 0.8 V. Use ±0.1% or less resistor accuracy.

Table 65. VMONx FS impact configuration

VMONx_OV_FS_IMPACT[1:0]	VMONx OV impact on RSTB/FS0B
00	No effect on RSTB and FS0B
01	FS0B only is asserted
<b>10 &amp; 11 (default)</b>	<b>FS0B and RSTB are asserted</b>
Reset condition	POR
VMONx_UV_FS_IMPACT[1:0]	VMONx UV impact on RSTB/FS0B
00	No effect on RSTB and FS0B
<b>01 (default)</b>	<b>FS0B only is asserted</b>
10 & 11	FS0B and RSTB are asserted
Reset condition	POR

VMONx OV threshold is configurable via the OTP VMONxOVTH\_OTP[3:0] bit field (CFG\_UVOV\_4\_OTP and CFG\_UVOV\_5\_OTP registers).

VMONx UV threshold is configurable via the OTP VMONxUVTH\_OTP[3:0] bit field (CFG\_UVOV\_7\_OTP and CFG\_UVOV\_8\_OTP registers).

VMONx OV filtering is configurable via the OTP OV\_VMONx\_OTP bit and the UV via UV\_VMONx\_OTP[1:0] bit field (CFG\_DEGLITCHx\_OTP registers).

*TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.*

Table 66. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>VMONx (without ext resistor accuracy)</b>					
VMONx_OV_min	Overvoltage threshold minimum	—	+2.5	—	%
VMONx_OV_max	Overvoltage threshold maximum	—	+10	—	%
VMONx_OV_step	Overvoltage threshold step (VMONxOVTH_OTP[3:0])	—	+0.5	—	%
VMONx_OV_acc	Overvoltage threshold accuracy	-2	—	1.5	%
TMONx_OV	Overvoltage filtering time (OV_VMONx_OTP)	20	25	30	µs
		40	45	50	µs
VMONx_UV_min	Undervoltage threshold minimum	—	-2.5	—	%
VMONx_UV_max	Undervoltage threshold maximum	—	-10	—	%
VMONx_UV_step	Undervoltage threshold step (VMONxUVTH_OTP[3:0] bits)	—	-0.5	—	%
VMON1_UV_acc	Undervoltage threshold accuracy	-1.4	—	1	%
VMON2_UV_acc	Undervoltage threshold accuracy	-1.3	—	1	%
VMON3_UV_acc	Undervoltage threshold accuracy	-1.5	—	1	%
VMON4_UV_acc	Undervoltage threshold accuracy	-1.4	—	1	%
TMONx_UV	Undervoltage filtering time (UV_VMONx_OTP[1:0])	2.5	5	7.5	µs
		10	15	20	µs

Table 66. Electrical characteristics...continued

Symbol	Parameter	Min	Typ	Max	Unit
		20	25	30	μs
		35	40	45	μs
VMONx_PD	Internal passive pull-down	1	2	4	MΩ

## 22.7 Fault management

### 22.7.1 Fault Error Counter

The VR5510 integrates a configurable fault error counter that counts the number of faults related to the device itself as well as those caused by external events.

The Fault Error Counter starts at level 1 after a POR or after resuming from Standby. The final value of the Fault Error Counter is used to transition into Deep Fail-safe mode. The maximum value of this counter is configurable with the FLT\_ERR\_CNT\_LIMIT[1:0] bitfield (FS\_I\_FSSM register) during the INIT\_FS phase.

Table 67. Fault Error Counter configuration

FLT_ERR_CNT_LIMIT[1:0]	Fault Error Counter max value configuration	Fault Error Counter intermediate value
00	2	1
<b>01 (default)</b>	<b>6</b>	<b>3</b>
10	8	4
11	12	6
Reset condition	POR	

The Fault Error Counter has two output values: Intermediate and Final. The intermediate value can be used to force FS0B activation or to generate a RSTB pulse according to the configuration in the FLT\_ERR\_IMPACT[1:0] bit field (FS\_I\_FSSM register).

Table 68. Fault Error Counter impact configuration

FLT_ERR_IMPACT[1:0]	Fault Error Counter intermediate value impact on RSTB/FS0B
00	No effect on RSTB and FS0B
01	FS0B only is asserted if FLT_ERR_CNT = intermediate value
<b>10 &amp; 11 (default)</b>	<b>FS0B and RSTB area asserted if FLT_ERR_CNT = intermediate value</b>
Reset condition	POR




Figure 40. Fault Error Counter max value 2 or 6 example

### 22.7.2 Fault source and reaction

In normal operation, when FS0B and RSTB are released, the Fault Error Counter gets incremented when a fault is detected by the VR5510 Fail-safe State Machine. [Table 69](#) lists all the faults and their impact on the PGOOD, RSTB and FS0B pins according to the device configuration. Faults not configured to assert RSTB and FS0B will not increment the fault error counter. In that case, only the flags are available for MCU diagnostic.

When FS0B is asserted, the Fault Error Counter continues to be incremented by +1 each time the WD Error Counter reaches its maximum value.

Table 69. Fail Safe fault list and reaction <sup>[1]</sup>

Apps related Fail-safe Faults	FLT_ERR_CNT increment	FS0B assertion	RSTB assertion	PGOOD assertion
VCOREMON_OV	+1	VCOREMON_OV_FS_IMPACT	VCOREMON_OV_FS_IMPACT	OTP config
VDDIO_OV	+1	VDDIO_OV_FS_IMPACT	VDDIO_OV_FS_IMPACT	OTP config
HVLDO_OV	+1	HVLDO_VMON_OV_FS_IMPACT	HVLDO_VMON_OV_FS_IMPACT	OTP config
VMONx_OV	+1	VMONX_OV_FS_IMPACT	VMONX_OV_FS_IMPACT	OTP config
VCOREMON_UV	+1	VCOREMON_UV_FS_IMPACT	VCOREMON_UV_FS_IMPACT	OTP config
VDDIO_UV	+1	VDDIO_UV_FS_IMPACT	VDDIO_UV_FS_IMPACT	OTP config
HVLDO_UV	+1	HVLDO_VMON_UV_FS_IMPACT	HVLDO_VMON_UV_FS_IMPACT	OTP config
VMONx_UV	+1	VMONX_UV_FS_IMPACT	VMONX_UV_FS_IMPACT	OTP config
FCCU12 (pair)	+1	FCCU12_FS_IMPACT	FCCU12_FS_IMPACT	No

Table 69. Fail Safe fault list and reaction <sup>[1]</sup>...continued

Apps related Fail-safe Faults	FLT_ ERR_CNT increment	FS0B assertion	RSTB assertion	PGOOD assertion
FCCU1 (single)	+1	FCCU1_FS_IMPACT	FCCU1_FS_IMPACT	No
FCCU2 (single)	+1	FCCU2_FS_IMPACT	FCCU2_FS_IMPACT	No
WD error counter = max value	+1	WD_FS_IMPACT	WD_FS_IMPACT	No
Fault Error Counter impact at intermediate Value	No	FLT_ERR_IMPACT	FLT_ERR_IMPACT	No
Wrong WD refresh in INIT_FS	+1	Yes	Yes	No
No WD refresh in INIT_FS	+1	Yes	Yes	No
External RESET (out of extended RSTB)	+1	No	Yes (low externally)	No
RSTB pulse request by MCU	No	No	Yes	No
RSTB Short to high	+1	Yes	No (high externally)	No
FS0B Short to high	+1	No (high externally)	BACKUP_SAFETY_PATH	No
FS0B request by the MCU	No	Yes	No	No
Standby Timer Window error	+1	No	Yes	No
REG_CORRUPT = 1	+1	Yes	No	No
OTP_CORRUPT = 1	+1	Yes	No	No
GOTO_INITFS request by MCU	No	Yes	No	No

[1] Orange cells indicate that the reaction is not configurable.  
Green cells indicate that the reaction is configurable by OTP for PGOOD and by I<sup>2</sup>C for RSTB/FS0B during INIT\_FS.

If RSTB2PGOOD\_OTP = 0, the RSTB and PGOOD pins work independently (see [Table 49](#)). If RSTB2PGOOD\_OTP = 1 (default configuration), the RSTB and PGOOD pins work concurrently and all the faults asserting RSTB also assert PGOOD, except for external RSTB detections.

## 22.8 PGOOD, RSTB, FS0B, STBY

The three safety output pins (PGOOD, RSTB, FS0B) are prioritized hierarchically in order to guarantee the safe state.

- PGOOD has priority one. If PGOOD is asserted, RSTB and FS0B are asserted.
- RSTB has priority two. If RSTB is asserted, FS0B is asserted, but PGOOD may not be asserted.
- FS0B has priority three. If FS0B is asserted, RSTB and PGOOD may not be asserted.

RSTB's release is managed by the Fail-safe state machine and depends on PGOOD's release and the execution of ABIST1.

The voltage monitoring assigned to PGOOD and to ABIST1 determines when RSTB is released. This configuration is done by OTP.

The STBY input pin is used to enter or exit Standby mode. Standby entry is handled by the Fail-safe state machine. Standby exit is handled by the Main state machine.

22.8.1 PGOOD

PGOOD is an open-drain output that can be connected in the application to the MCU's PORB pin. PGOOD requires an external pull-up resistor to VDDIO or VPRE and a filtering capacitor to GND for immunity.

An internal pull-down RPD ensures that PGOOD remains at low level when the device is off or powering down.

When PGOOD is asserted low, RSTB and FS0B are also asserted low. An internal pull-up on the gate of the low side MOS ensures PGOOD remains at low level when an FS\_LOGIC failure occurs.




Figure 41. PGOOD pin architecture

TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Table 70. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>PGOOD</b>					
PGOOD <sub>VIL</sub>	Low level input voltage	0.7	—	—	V
PGOOD <sub>VIH</sub>	High level input voltage	—	—	1.5	V
PGOOD <sub>HYST</sub>	Input voltage Hysteresis	100	—	—	mV
PGOOD <sub>VOL</sub>	Low level output voltage (I = 2.0 mA)	—	—	0.4	V
PGOOD <sub>RPD</sub>	Internal pull down resistor	200	400	800	kΩ
PGOOD <sub>ILIM</sub>	Current limitation	4.0	—	22	mA
PGOOD <sub>TFB</sub>	Feedback filtering time	8.0	—	15	μs
PGOOD <sub>FALL</sub>	PGOOD Falling time	—	—	4	μs



22.8.2 RSTB

RSTB is an open-drain output that can be connected in the application to the MCU's RESET pin. RSTB requires an external pull-up resistor to VDDIO or VPRE and a filtering capacitor to GND for immunity.

An internal pull-down RPD ensures that RSTB remains at low level when the device is off or powering down. RSTB assertion depends on the device configuration during INIT\_FS phase.

When RSTB is asserted low, FS0B is also asserted low. An internal pull-up on the gate of the low side MOS ensures that RSTB remains at low level when an FS\_LOGIC failure occurs. When RSTB is stuck low for more than RSTB<sub>T8S</sub>, the device transitions into Deep Fail-safe mode.




Figure 42. RSTB pin architecture  
*TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground. Typical values based on TA = 25 °C.*

Table 71. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>RSTB</b>					
RSTB <sub>VIL</sub>	Low level Input voltage	0.7	—	—	V
RSTB <sub>VIH</sub>	High level Input voltage	—	—	1.5	V
RSTB <sub>HYST</sub>	Input voltage hysteresis	100	—	—	mV
RSTB <sub>VOL</sub>	Low level output voltage (I = 2.0 mA)	—	—	0.4	V
RSTB <sub>RPB</sub>	Internal pull-down resistor	200	400	800	kΩ
RSTB <sub>ILIM</sub>	Current limitation	6.0	—	22	mA
RSTB <sub>TFB</sub>	Feedback filtering time	8.0	—	15	μs
RSTB <sub>TSC</sub>	Short to high filtering time	500	—	800	μs
RSTB <sub>TLG</sub>	Long pulse (configurable with RSTB_DUR bit)	9.0	—	11	ms
RSTB <sub>TST</sub>	Short pulse (configurable with RSTB_DUR bit)	0.9	—	1.1	ms
RSTB <sub>T8S</sub>	8 second timer	7.0	8.0	9.0	s

Table 71. Electrical characteristics...continued

Symbol	Parameter	Min	Typ	Max	Unit
RSTB <sub>TRELEASE</sub>	Time to release RSTB from Wake Up or POR with all regulators started in Slot 0	—	5	—	ms
RSTB <sub>FALL</sub>	RSTB Falling time	—	—	4	µs

22.8.3 FS0B

FS0B is an open-drain output that can be used to transition the system into safe state. FS0B requires an external pull-up resistor to VDDIO or VSUP, a 10 nF filtering capacitor to GND for immunity when FS0B is a local pin, and an additional RC network when FS0B is a global pin to be robust against ESD GUN and ISO 7637 transient pulses.

An internal pull-down RPD ensures that FS0B remains low level when the device is in Standby or power-down mode. FS0B assertion depends on the device configuration during INIT\_FS phase. An internal pull-up on the gate of the low side MOS ensures that FS0B remains at low level when an FS\_LOGIC failure occurs.




Figure 43. FS0B pin architecture

TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground. Typical values based on TA = 25 °C.

Table 72. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>FS0B</b>					
FS0B <sub>VIL</sub>	Low level Input voltage	0.7	—	—	V
FS0B <sub>VIH</sub>	High level Input voltage	—	—	1.5	V
FS0B <sub>HYST</sub>	Input voltage hysteresis	100	—	—	mV
FS0B <sub>VOL</sub>	Low level output voltage (I = 2.0 mA)	—	—	0.4	V
FS0B <sub>RPD</sub>	Internal pull down resistor	1	2	4	MΩ
FS0B <sub>ILIM</sub>	Current limitation	4.0	—	22	mA
FS0B <sub>TSC</sub>	Short to high filtering time	500	—	800	µs
FS0B <sub>FALL</sub>	FS0B Falling time	—	—	10	µs

**22.8.4 FS0B release**

When the fail-safe output FS0B is asserted low by the device due to a fault, three conditions must be validated before allowing the pin to be released by the device. The conditions are:

- LBIST\_OK = ABIST1\_OK = ABIST2\_OK = 1
- Fault Error Counter = 0
- FS\_RELEASE\_FS0B register filled with ongoing WD\_SEED bit field (FS\_WD\_SEED register) reversed and complemented

**Table 73. FS\_RELEASE\_FS0B register based on WD\_SEED**

<b>WD_SEED[23:16]</b>	<b>B23</b>	<b>B22</b>	<b>B21</b>	<b>B20</b>	<b>B19</b>	<b>B18</b>	<b>B17</b>	<b>B16</b>
FS_RELEASE_FS0B	Not(B8)	Not(B9)	Not(B10)	Not(B11)	Not(B12)	Not(B13)	Not(B14)	Not(B15)
<b>WD_SEED[15:8]</b>	<b>B15</b>	<b>B14</b>	<b>B13</b>	<b>B12</b>	<b>B11</b>	<b>B10</b>	<b>B9</b>	<b>B8</b>
FS_RELEASE_FS0B	Not(B16)	Not(B17)	Not(B18)	Not(B19)	Not(B20)	Not(B21)	Not(B22)	Not(B23)

**22.8.5 STBY**

STBY is an input that can be connected in the application to the MCU. The standby input pin polarity can be programmed through the STBY\_POLARITY\_OTP bit (CFG\_DEVID\_OTP register) to either active high in Standby mode/low in Normal mode or active low in Standby mode/high in Normal mode.

The STBY function is enabled via the STBY\_EN\_OTP bit (CFG\_2\_OTP register).

There are two possible paths to enter Standby mode, depending on the STBY\_SAFE\_DIS\_OTP bit (CFG\_2\_OTP register) setting:

- The Standard path using only the STBY pin transition
- The Safety path using an I<sup>2</sup>C request (STBY\_REQ bit in the FS\_SAFE\_IOS register) and the STBY pin transition

If the Safety path is used, a standby timing window register, enabled by the STBY\_WINDOW\_EN\_OTP bit (CFG\_2\_OTP register), is used to define the maximum time between the I<sup>2</sup>C request and the STBY pin transition.

The standby timing window is configurable by I<sup>2</sup>C during the INIT\_FS phase through the TIMING\_WINDOW\_STBY[3:0] bit field (FS\_I\_SAFE\_INPUTS register).

**Table 74. Standby timing window**

<b>TIMING_WINDOW_STBY[3:0]</b>	<b>Configure the window duration</b>
0000	Disable
0001	Reserved
0010	Reserved
0011	Reserved
0100	60 μs
0101	80 μs
0110	100 μs
0111	200 μs

Table 74. Standby timing window...continued

TIMING_WINDOW_STBY[3:0]	Configure the window duration
1000	300 $\mu$ s
1001	500 $\mu$ s
<b>1010 (default)</b>	<b>1 ms</b>
1011	2 ms
1100	3 ms
1101	5 ms
1110	8 ms
1111	10 ms

## 22.9 Built in Self-Test (BIST)

### 22.9.1 Logical BIST

The Fail-safe state machine includes a Logical Built in Self-Test (LBIST) to verify the correct functionality of the safety logic monitoring. The LBIST is performed after each POR, or after each wake up from Standby. If the LBIST fails, RSTB and PGOOD are released but FS0B remains stuck low and cannot be released.

The flag LBIST\_PASS (FS\_DIAG\_SAFETY register) is available through I<sup>2</sup>C for MCU diagnostics.

The typical LBIST duration is 3 ms and the maximum LBIST duration is 5 ms.

### 22.9.2 Analog BIST

The Fail-safe state machine includes two Analog Built in Self-Test (ABIST) to verify the correct functionality of the safety analog monitoring.

ABIST1 is executed automatically after each POR, or after each wake up from Standby. The assignment of which regulator is checked during ABIST1 is done by OTP.

ABIST2 is executed by I<sup>2</sup>C with the V<sub>xxx</sub>\_ABIST2 bit (FS\_I\_ABIST2\_CTRL register) after the INIT\_FS phase. If the ABIST fails, RSTB and PGOOD are released but FS0B remains stuck low and cannot be released. The flags ABIST1\_OK and ABIST2\_OK (both in FS\_DIAG\_SAFETY register) are available through I<sup>2</sup>C for MCU diagnostics.

Table 75. ABIST coverage

Parameter	Over voltage	Under voltage	Short to High	Low speed	High speed	ABIST1	ABIST2
VCOREMON	X	X				OTP	I <sup>2</sup> C
VDDIO	X	X				OTP	I <sup>2</sup> C
HVLDO_VMON	X	X				OTP	I <sup>2</sup> C
VMONx	X	X				OTP	I <sup>2</sup> C
OSC				X	X	X	
V1p6D_FS	X					X	
PGOOD			X			X	

Table 75. ABIST coverage...continued

Parameter	Over voltage	Under voltage	Short to High	Low speed	High speed	ABIST1	ABIST2
RSTB			X			X	
FS0B			X			X	

**Note:** When waking up from standby mode, ABIST1 checks that the RSTB and PGOOD pins are at a high state. If the pins are low, an ABIST1 error will be detected.

Table 76. ABIST2 setting

VCORE_ABIST2	VCOREMON BIST executed during ABIST2
<b>0 (default)</b>	<b>No ABIST2</b>
1	VCOREMON BIST executed during ABIST2
Reset condition	POR
VDDIO_ABIST2	VDDIO BIST executed during ABIST2
<b>0 (default)</b>	<b>No ABIST2</b>
1	VDDIO BIST executed during ABIST2
Reset condition	POR
VMONx_ABIST2	VMONx BIST executed during ABIST2
<b>0 (default)</b>	<b>No ABIST2</b>
1	VMONx BIST executed during ABIST2
Reset condition	POR
HVLDO_VMON_ABIST2	HVLDO VMON BIST executed during ABIST2
<b>0 (default)</b>	<b>No ABIST2</b>
1	HVLDO VMON BIST executed during ABIST2
Reset condition	POR

An RSTB\_DELAY\_OTP bit is available to add a 5 ms delay between the end of the ABIST1 and RSTB/PGOOD release.

*TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground*

Table 77. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>ABIST</b>					
ABIST1 <sub>TDUR</sub>	ABIST1 duration • MIN with <b>no</b> voltage monitoring assigned by OTP • MAX with <b>all</b> voltage monitoring assigned by OTP	0.2	—	1.4	ms
ABIST2 <sub>TDUR</sub>	ABIST2 duration • MIN with <b>no</b> voltage monitoring selected by I <sup>2</sup> C • MAX with <b>all</b> voltage monitoring selected by I <sup>2</sup> C	0.2	—	1.4	ms

## 23 I<sup>2</sup>C

### 23.1 High level overview

The VR5510 uses an I<sup>2</sup>C interface following the High-Speed mode definition up to 3.4 Mbit/s. I<sup>2</sup>C interface protocol requires a device address for addressing the target IC on a multi-device bus. The VR5510 has two device addresses: one to access the Main logic and one to access the Fail-safe logic. These two I<sup>2</sup>C addresses are set by OTP.

The I<sup>2</sup>C interface uses VDDIO as the main supply and is compatible with 1.8 V / 3.3 V input supply. The SCL and SDA pins can be pulled up to VDDIO by a 2.2 kΩ resistors. Timing, diagrams, and further details can be found in the NXP I<sup>2</sup>C specification UM10204 rev6.

I<sup>2</sup>C message arrangement:

B39	B38	B37	B36	B35	B34	B33	B32	B31	B30	B29	B28	B27	B26	B25	B24
ID_6-0							R/W	0	0	Adr_5-0					
Device Address							Read/Write	Register Address							
B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8
Data_15	Data_14	Data_13	Data_12	Data_11	Data_10	Data_9	Data_8	Data_7	Data_6	Data_5	Data_4	Data_3	Data_2	Data_1	Data_0
Data MSB								Data LSB							
								B7	B6	B5	B4	B3	B2	B1	B0
								CRC_7	CRC_6	CRC_5	CRC_4	CRC_3	CRC_2	CRC_1	CRC_0
								CRC_7	CRC_6	CRC_5	CRC_4	CRC_3	CRC_2	CRC_1	CRC_0

### 23.2 Device address

The VR5510 has two device addresses: one to access the Main logic and one to access the Fail-safe logic. The device address is a 7-bit register that can be set using the I2CDEVADDR\_OTP bitfield (CFG\_I2C\_OTP register).

The I<sup>2</sup>C addresses have the following arrangement:

Table 78. I<sup>2</sup>C address arrangement

B39	B38	B37	B36	B35	B34	B33
0	1	OTP	OTP	OTP	OTP	0/1

- Bit 39: 0
- Bit 38: 1
- Bits 37 to 34: OTP value
- Bit 33: 0 to access the Main logic, 1 to access the Fail-safe logic

### 23.3 Cyclic Redundant Check

An 8-bit CRC is required for each Write and Read I<sup>2</sup>C command. Computation of a cyclic redundancy check is derived from the mathematics of polynomial division, modulo two. The CRC polynomial used is  $x^8+x^4+x^3+x^2+1$  (or 0x1D), and the SEED value is 0xFF.

$$\text{CRC}_7 = \text{XOR} (\text{B38}, \text{B35}, \text{B32}, \text{B31}, \text{B24}, \text{B23}, \text{B22}, \text{B20}, \text{B17}, \text{B13}, \text{B12}, \text{B11}, 1, 1, 1)$$

$$\text{CRC}_6 = \text{XOR} (\text{B37}, \text{B34}, \text{B23}, \text{B22}, \text{B21}, \text{B19}, \text{B16}, \text{B12}, \text{B11}, \text{B10}, 1, 1)$$

CRC\_5 = XOR (B39, B36, B33, B30, B29, B22, B21, B20, B18, B15, B11, B10, B9, 1, 1, 1)

CRC\_4 = XOR (B39, B38, B35, B32, B29, B28, B21, B20, B19, B17, B14, B10, B9, B8, 1, 1, 1, 1)

CRC\_3 = XOR (B37, B35, B34, B32, B28, B27, B24, B23, B22, B19, B18, B17, B16, B12, B11, B9, B8, 1, 1, 1, 1)

CRC\_2 = XOR (B39, B38, B36, B35, B34, B33, B32, B27, B26, B24, B21, B20, B18, B16, B15, B13, B12, B10, B8, 1, 1, 1, 1, 1, 1)

CRC\_1 = XOR (B37, B34, B33, B26, B25, B24, B22, B19, B15, B14, B13, B9, 1, 1, 1)

CRC\_0 = XOR (B39, B36, B33, B32, B25, B24, B23, B21, B18, B14, B13, B12, B8, 1, 1, 1, 1)

Hint to calculate CRC with I<sup>2</sup>C communication:

**I<sup>2</sup>C write command:** DEVADDR-W + REG\_ADDR + MASTER\_DATA\_MSB + MASTER\_DATA\_LSB + CRC

➔ CRC is calculated with bits from B39 to B8

**I<sup>2</sup>C read sequence:** DEVADDR-W + REG\_ADDR + I2C\_REPEAT\_START + DEVADDR-R + SLAVE\_DATA\_MSB + SLAVE\_DATA\_LSB + CRC

➔ CRC is calculated with bits from DEVADDR-R + REG\_ADDR + SLAVE\_DATA\_MSB + SLAVE\_DATA\_LSB

### 23.4 Electrical characteristics

TA = -40 °C to 125 °C, unless otherwise specified. VSUP = VSUP\_UVH to 36 V, unless otherwise specified. All voltages referenced to ground.

Table 79. Electrical characteristics

Symbol	Parameter	Min	Typ	Max	Unit
<b>I<sup>2</sup>C</b>					
VDDIO	I <sup>2</sup> C interface power input	1.62	1.8	1.98	V
		2.97	3.3	3.63	V
F <sub>SCL</sub>	SCL clock frequency	—	—	3.4	MHz
I2C <sub>VIL</sub>	SCL, SDA Low level input voltage	0.3 x V <sub>DDIO</sub>	—	—	V
I2C <sub>VIH</sub>	SCL, SDA High level input voltage	—	—	0.7 x V <sub>DDIO</sub>	V
SDA <sub>VOL</sub>	Low level output voltage at SDA pin (I = 20 mA)	—	—	0.4	V
C <sub>I2C</sub>	Input capacitance at SCL / SDA	—	—	10	pF
t <sub>SPSCL</sub>	SLC pulse width filtering time, when 50 ns filter selected (Fast speed, Fast speed plus)	40	—	150	ns
t <sub>SPSDA</sub>	SDA pulse width filtering time, when 50 ns filter selected (Fast speed, Fast speed plus)	40	—	150	ns
t <sub>SPHSCl</sub>	SLC pulse width filtering time, when 10 ns filter selected (High speed)	10	—	25	ns
t <sub>SPHSDA</sub>	SDA pulse width filtering time, when 10 ns filter selected (High speed)	10	—	25	ns

## 24 Register Mapping

Table 80. Register mapping

Register	Main/FS	Address						R/W	Read / Write
		Adr_5	Adr_4	Adr_3	Adr_2	Adr_1	Adr_0		
<a href="#">M_FLAG</a>	0	0	0	0	0	0	0	0	Read only
<a href="#">M_MODE</a>	0	0	0	0	0	0	1	0(W) /1(R)	Read / Write
<a href="#">M_SM_CTRL1</a>	0	0	0	0	0	1	0	0(W) /1(R)	Read / Write
<a href="#">M_REG_CTRL1</a>	0	0	0	0	0	1	1	0(W) /1(R)	Write only
<a href="#">M_REG_CTRL2</a>	0	0	0	0	1	0	0	0(W) /1(R)	Read / Write
<a href="#">M_REG_CTRL3</a>	0	0	0	0	1	0	1	0(W) /1(R)	Read / Write
<a href="#">M_TSD_CFG</a>	0	0	0	0	1	1	0	0(W) /1(R)	Read / Write
<a href="#">M_AMUX</a>	0	0	0	0	1	1	1	0(W) /1(R)	Read / Write
<a href="#">M_CLOCK1</a>	0	0	0	1	0	0	0	0(W) /1(R)	Read / Write
<a href="#">M_CLOCK2</a>	0	0	0	1	0	0	1	0(W) /1(R)	Read / Write
<a href="#">M_INT_MASK1</a>	0	0	0	1	0	1	0	0(W) /1(R)	Read / Write
<a href="#">M_INT_MASK2</a>	0	0	0	1	0	1	1	0(W) /1(R)	Read / Write
<a href="#">M_FLAG1</a>	0	0	0	1	1	0	0	0(W) /1(R)	Read / Write
<a href="#">M_FLAG2</a>	0	0	0	1	1	0	1	0(W) /1(R)	Read / Write
<a href="#">M_FLAG3</a>	0	0	0	1	1	1	0	0(W) /1(R)	Read / Write
<a href="#">M_VMON_REGX</a>	0	0	0	1	1	1	1	0(W) /1(R)	Read / Write
<a href="#">M_LVB1_SVS</a>	0	0	1	0	0	0	0	0	Read only
<a href="#">M_LVB1_STBY_DVS</a>	0	0	1	0	0	0	1	0(W) /1(R)	Read / Write
<a href="#">M_MEMORY0</a>	0	1	0	1	0	0	1	0(W) /1(R)	Read / Write
<a href="#">M_MEMORY1</a>	0	1	0	1	0	1	0	0(W) /1(R)	Read / Write
<a href="#">M_DEVICEID</a>	0	1	0	1	0	1	1	0	Read only
<a href="#">FS_GRL_FLAGS</a>	1	0	0	0	0	0	0	0	Read only



Table 80. Register mapping...continued

Register	Main/FS	Address						R/W	Read / Write
		Adr_5	Adr_4	Adr_3	Adr_2	Adr_1	Adr_0		
<a href="#">FS_I_OVUV_SAFE_REACTION1</a>	1	0	0	0	0	0	1	0(W) /1(R)	Write during INIT then Read only
FS_I_NOT_OVUV_SAFE_REACTION1	1	0	0	0	0	1	0	0(W) /1(R)	Write during INIT then Read only
<a href="#">FS_I_OVUV_SAFE_REACTION2</a>	1	0	0	0	0	1	1	0(W) /1(R)	Write during INIT then Read only
FS_I_NOT_OVUV_SAFE_REACTION2	1	0	0	0	1	0	0	0(W) /1(R)	Write during INIT then Read only
<a href="#">FS_I_ABIST2_CTRL</a>	1	0	0	0	1	0	1	0(W) /1(R)	Write during INIT then Read only
FS_I_NOT_ABIST2_CTRL	1	0	0	0	1	1	0	0(W) /1(R)	Write during INIT then Read only
<a href="#">FS_I_WD_CFG</a>	1	0	0	0	1	1	1	0(W) /1(R)	Write during INIT then Read only
FS_I_NOT_WD_CFG	1	0	0	1	0	0	0	0(W) /1(R)	Write during INIT then Read only
<a href="#">FS_I_SAFE_INPUTS</a>	1	0	0	1	0	0	1	0(W) /1(R)	Write during INIT then Read only
FS_I_NOT_SAFE_INPUTS	1	0	0	1	0	1	0	0(W) /1(R)	Write during INIT then Read only
<a href="#">FS_I_FSSM</a>	1	0	0	1	0	1	1	0(W) /1(R)	Write during INIT then Read only
FS_I_NOT_FSSM	1	0	0	1	1	0	0	0(W) /1(R)	Write during INIT then Read only
<a href="#">FS_I_SVS</a>	1	0	0	1	1	0	1	0(W) /1(R)	Write during INIT then Read only
FS_I_NOT_SVS	1	0	0	1	1	1	0	0(W) /1(R)	Write during INIT then Read only
<a href="#">FS_WD_WINDOW</a>	1	0	0	1	1	1	1	0(W) /1(R)	Read / Write
FS_NOT_WD_WINDOW	1	0	1	0	0	0	0	0(W) /1(R)	Read / Write

Table 80. Register mapping...continued

Register	Main/FS	Address						R/W	Read / Write
		Adr_5	Adr_4	Adr_3	Adr_2	Adr_1	Adr_0		
<a href="#">FS_WD_SEED</a>	1	0	1	0	0	0	1	0(W) /1(R)	Read / Write
<a href="#">FS_WD_ANSWER</a>	1	0	1	0	0	1	0	0(W) /1(R)	Read / Write
<a href="#">FS_OVUVREG_STATUS</a>	1	0	1	0	0	1	1	0(W) /1(R)	Read / Write
<a href="#">FS_RELEASE_FS0B</a>	1	0	1	0	1	0	0	0(W) /1(R)	Read / Write
<a href="#">FS_SAFE_IOS</a>	1	0	1	0	1	0	1	0(W) /1(R)	Read / Write
<a href="#">FS_DIAG_SAFETY</a>	1	0	1	0	1	1	0	0(W) /1(R)	Read / Write
<a href="#">FS_INTB_MASK</a>	1	0	1	0	1	1	1	0(W) /1(R)	Read / Write
<a href="#">FS_STATES</a>	1	0	1	1	0	0	0	0(W) /1(R)	Read / Write

## 25 Main I2C Register Mapping

### 25.1 M\_FLAG register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	0	0	0	0	0	0	0	0
Read	DIE_CENTER_TEMPFLG_G	VBOS_G	COM_ERR	PWRON_G	VPRE_G	BOOST_G	BUCK1_G	BUCK2_G
Reset	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
0	0	0	0	0	0	0	0
BUCK3_G	LDO1_G	LDO2_G	LDO3_G	HVLDO_G	STBY_TIMER_G	VSUP_G	TSD_BIST_ERR_G
0	0	0	0	0	0	0	0

Table 81. M\_FLAG register description

<b>DIE_CENTER_TEMPFLG_G</b>	Description	Report a die center temperature Flag for the MCU
	0	No event
	1	Event occurred
	Reset condition	POR
<b>VBOS_G</b>	Description	Report a VBOS UVH event
	0	No event
	1	Event occurred
	Reset condition	POR
<b>COM_ERR</b>	Description	Report an I2C communication error
	0	No error
	1	Error occurred
	Reset condition	POR
<b>PWRON_G</b>	Description	Report a wake-up event: PWRON1 or PWRON2
	0	No wake event
	1	Wake event
	Reset condition	POR
<b>VPRE_G</b>	Description	Report an event on VPRE (status change or failure)
	0	No event
	1	Event occurred
	Reset condition	POR
<b>BOOST_G</b>	Description	Report an event on BOOST (status change or failure)
	0	No event
	1	Event occurred
	Reset condition	POR
<b>BUCK1_G</b>	Description	Report an event on BUCK1 (status change or failure)
	0	No event
	1	Event occurred
	Reset condition	POR
<b>BUCK2_G</b>	Description	Report an event on BUCK2 (status change or failure)
	0	No event
	1	Event occurred
	Reset condition	POR
<b>BUCK3_G</b>	Description	Report an event on BUCK3 (status change or failure)
	0	No event
	1	Event occurred
	Reset condition	POR
<b>LDO1_G</b>	Description	Report an event on LDO1 (status change or failure)

Table 81. M\_FLAG register description...continued

	0	No event
	1	Event occurred
	Reset condition	POR
<b>LDO2_G</b>	Description	Report an event on LDO2 (status change or failure)
	0	No event
	1	Event occurred
	Reset condition	POR
<b>LDO3_G</b>	Description	Report an event on LDO3 (status change or failure)
	0	No event
	1	Event occurred
	Reset condition	POR
<b>HVLDO_G</b>	Description	Report an event on HVLDO (status change or failure)
	0	No event
	1	Event occurred
	Reset condition	POR
<b>STBY_TIMER_G</b>	Description	Report a Standby timer expiration
	0	No error
	1	Standby timer expiration
	Reset condition	POR
<b>VSUP_G</b>	Description	Report a VSUP UVL, UVH and UV7
	0	No event
	1	Event occurred
	Reset condition	POR
<b>TSD_BIST_ERR_G</b>	Description	Report a TSD event
	0	No event
	1	Event occurred
	Reset condition	POR

## 25.2 M\_MODE register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
<b>Write</b>	0	0	0	0	0	0	0	0
<b>Read</b>	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
<b>Reset</b>	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
0	EXT_ FIN_DIS	0	PWRON2_ DSM_EN	STBY_ PGOOD_ TEST_LVL	PWRON2DIS	PWRON1DIS	STBY_ PGOOD_ TEST_EN
PLL_ LOCKED	Reserved	MAIN_ NORMAL	PWRON2_ DSM_EN	STBY_ PGOOD_ TEST_LVL	PWRON2DIS	PWRON1DIS	STBY_ PGOOD_ TEST_EN
0	0	0	0	0	0	0	0

Table 82. M\_MODE register description

<b>STBY_PGOOD_ TEST_EN</b>	Description	Enable or disable the Standby PGOOD test function (only available if OTP enable)
	0	Disabled
	1	Enabled
	Reset condition	POR
<b>PWRON1DIS</b>	Description	Disable the wake-up feature on PWRON1 input
	0	Wake up enabled
	1	Wake up disabled
	Reset condition	POR
<b>PWRON2DIS</b>	Description	Disable the wake-up feature on PWRON2 input
	0	Wake up enabled
	1	Wake up disabled
	Reset condition	POR
<b>STBY_PGOOD_ TEST_LVL</b>	Description	Change the STBY_PGOOD output level if STBY_PGOOD_TEST_EN = 1
	0	High
	1	Low
	Reset condition	POR
<b>PWRON2_DSM_EN</b>	Description	Enable / Disable Deep Sleep Mode request via the PWRON2 pin if DSM_EN_OTP = 1
	0	No transition to DSM
	1	Transition to DSM
	Reset condition	POR
<b>MAIN_NORMAL</b>	Description	Main state machine status
	0	Main state machine not in normal mode
	1	Main state machine is in normal mode (M15)
	Reset condition	POR
<b>EXT_FIN_DIS</b>	Description	Disable the external FIN selection at PLL input
	0	No effect
	1	Disable FIN selection
	Reset condition	POR

Table 82. M\_MODE register description...continued

PLL_LOCKED	Description	Indicate if the PLL is locked
	0	Not Locked
	1	Locked
	Reset condition	POR

### 25.3 M\_SM\_CTRL1 register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	TIMER_STBY_WINDOW [3:0]				0	STBY_TIMER_EN	0	0
Read	TIMER_STBY_WINDOW [3:0]				RESERVED	STBY_TIMER_EN	RESERVED	RESERVED
Reset	0	0	0	0	0	OTP	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
0	0	0	0	0	0	0	GOTO_OFF
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
0	0	0	0	0	0	0	0

Table 83. M\_SM\_CTRL1 register description

GOTO_OFF	Description	Entry to OFF mode/state
	0	No effect; Device remains in current state
	1	Device will enter OFF mode (M1)
	Reset condition	POR
STBY_TIMER_EN	Description	Enable or disable the standby timer
	0	Disabled
	1	Enabled
	Reset condition	POR
TIMER_STBY_WINDOW [3:0]	Description	Set the standby timer window duration (ms)
	[0,1,10,11,100,101,110,111]	[16,32,128,512,1024,4096,8192,16384]
	[1000,1001,1010,1011,1100,1101,1110,1111]	[65536,131072,262144,524288,1048576,2097152,4194304,8388608]
	Reset condition	POR

### 25.4 M\_REG\_CTRL1 register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
<b>Write</b>	<b>VPREDIS</b>	<b>BOOSTDIS</b>	<b>BUCK1DIS</b>	<b>BUCK2DIS</b>	<b>BUCK3DIS</b>	<b>LDO1DIS</b>	<b>LDO2DIS</b>	<b>LDO3DIS</b>
<b>Read</b>	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
<b>Reset</b>	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
RESERVED	<b>BOOSTEN</b>	<b>BUCK1EN</b>	<b>BUCK2EN</b>	<b>BUCK3EN</b>	<b>LDO1EN</b>	<b>LDO2EN</b>	<b>LDO3EN</b>
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
0	0	0	0	0	0	0	0

Table 84. M\_REG\_CTRL1 register description

<b>LDO3EN</b>	Description	Enable request of LDO3
	0	no effect (regulator remains in existing state)
	1	LDO3 Enable Request
	Reset condition	POR
<b>LDO2EN</b>	Description	Enable request of LDO2
	0	no effect (regulator remains in existing state)
	1	LDO2 Enable Request
	Reset condition	POR
<b>LDO1EN</b>	Description	Enable request of LDO1
	0	no effect (regulator remains in existing state)
	1	LDO1 Enable Request
	Reset condition	POR
<b>BUCK3EN</b>	Description	Enable request of BUCK3
	0	no effect (regulator remains in existing state)
	1	BUCK3 Enable Request
	Reset condition	POR
<b>BUCK2EN</b>	Description	Enable request of BUCK2
	0	no effect (regulator remains in existing state)
	1	BUCK2 Enable Request
	Reset condition	POR
<b>BUCK1EN</b>	Description	Enable request of BUCK1
	0	no effect (regulator remains in existing state)
	1	BUCK1 Enable Request
	Reset condition	POR
<b>BOOSTEN</b>	Description	Enable request of BOOST
	0	no effect (regulator remains in existing state)

Table 84. M\_REG\_CTRL1 register description...continued

	1	BOOST Enable Request
	Reset condition	POR
	Description	Disable request of LDO3
	0	no effect (regulator remains in existing state)
	1	LDO3 Disable Request
	Reset condition	POR
<b>LDO3DIS</b>	Description	Disable request of LDO3
	0	no effect (regulator remains in existing state)
	1	LDO3 Disable Request
	Reset condition	POR
<b>LDO2DIS</b>	Description	Disable request of LDO2
	0	no effect (regulator remains in existing state)
	1	LDO2 Disable Request
	Reset condition	POR
<b>LDO1DIS</b>	Description	Disable request of LDO1
	0	no effect (regulator remains in existing state)
	1	LDO1 Disable Request
	Reset condition	POR
<b>BUCK3DIS</b>	Description	Disable request of BUCK3
	0	no effect (regulator remains in existing state)
	1	BUCK3 Disable Request
	Reset condition	POR
<b>BUCK2DIS</b>	Description	Disable request of BUCK2
	0	no effect (regulator remains in existing state)
	1	BUCK2 Disable Request
	Reset condition	POR
<b>BUCK1DIS</b>	Description	Disable request of BUCK1
	0	no effect (regulator remains in existing state)
	1	BUCK1 Disable Request
	Reset condition	POR
<b>BOOSTDIS</b>	Description	Disable request of BOOST
	0	no effect (regulator remains in existing state)
	1	BOOST Disable Request
	Reset condition	POR
<b>VPREDIS</b>	Description	Disable request of VPRE in case of 2xVR5510 are used
	0	no effect (regulator remains in existing state)
	1	VPRE Disable Request



Table 84. M\_REG\_CTRL1 register description...continued

	Reset condition	POR
--	-----------------	-----

### 25.5 M\_REG\_CTRL2 register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
<b>Write</b>	0	0	<b>VPRESRHS_MSB [1:0]</b>		0	0	0	<b>HVLDODIS</b>
<b>Read</b>	RESERVED	RESERVED	<b>VPRESRHS_MSB [1:0]</b>		RESERVED	RESERVED	RESERVED	RESERVED
<b>Reset</b>	0	0	OTP		0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
<b>HVLDOEN</b>	<b>VPRE_PLDWN_DIS</b>	<b>VBSTSR [1:0]</b>		<b>VPRESRLS [1:0]</b>		<b>VPRESRHS [1:0]</b>	
RESERVED	<b>VPRE_PLDWN_DIS</b>	<b>VBSTSR [1:0]</b>		<b>VPRESRLS [1:0]</b>		<b>VPRESRHS [1:0]</b>	
0	0	OTP		OTP		OTP	

Table 85. M\_REG\_CTRL2 register description

<b>VPRESRHS [1:0]</b>	Description	VPRE High Side pull down slew rate control
	10	520mA typical drive capability - fast
	11	900mA typical drive capability - ultra fast
	Reset condition	POR
<b>VPRESRLS [1:0]</b>	Description	VPRE Low Side slew rate control
	00	130mA typical drive capability - slow
	01	260mA typical drive capability - medium
	10	520mA typical drive capability - fast
	11	900mA typical drive capability - ultra fast
	Reset condition	POR
<b>VBSTSR [1:0]</b>	Description	VBOOST Low Side slew rate control
	00	50V/us
	01	100V/us
	10	300V/us - fast
	11	500V/us - ultra fast
	Reset condition	POR
<b>VPRE_PLDWN_DIS</b>	Description	Force disable of VPRE pull down
	0	No effect (VPRE pull down will be automatically controlled by the logic)
	1	VPRE pull down is disabled

Table 85. M\_REG\_CTRL2 register description...continued

	Reset condition	POR
<b>HVLDOEN</b>	Description	Enable of HVLDO
	0	No effect (regulator remains in existing state)
	1	Enable
	Reset condition	POR
<b>HVLDODIS</b>	Description	Disable of HVLDO
	0	No effect (regulator remains in existing state)
	1	HVLDO Disable
	Reset condition	POR
<b>VPRESRHS_ MSB [1:0]</b>	Description	VPRE High Side pull up slew rate control
	00	130mA typical drive capability - slow
	01	260mA typical drive capability - medium
	10	520mA typical drive capability - fast
	11	900mA typical drive capability - ultra fast
	Reset condition	POR

### 25.6 M\_REG\_CTRL3 register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
<b>Write</b>	0	<b>LDO3_ STBY</b>	0	<b>LDO2_ STBY</b>	0	<b>LDO1_ STBY</b>	0	<b>HVLDO_ STBY</b>
<b>Read</b>	RESERVED	<b>LDO3_ STBY</b>	RESERVED	<b>LDO2_ STBY</b>	RESERVED	<b>LDO1_ STBY</b>	RESERVED	<b>HVLDO_ STBY</b>
<b>Reset</b>	0	1	0	1	0	1	0	1

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
0	<b>VPREV_ STBY</b>	0	<b>BUCK3_ STBY</b>	0	<b>BUCK2_ STBY</b>	0	<b>BUCK1_ STBY</b>
RESERVED	<b>VPREV_ STBY</b>	RESERVED	<b>BUCK3_ STBY</b>	RESERVED	<b>BUCK2_ STBY</b>	RESERVED	<b>BUCK1_ STBY</b>
0	1	0	1	0	1	0	1

Table 86. M\_REG\_CTRL3 register description

<b>BUCK1_ STBY</b>	Description	Enable/Disable BUCK1 in standby mode
	0	Disabled
	1	Enabled
	Reset condition	POR

Table 86. M\_REG\_CTRL3 register description...continued

<b>BUCK2_STBY</b>	Description	Enable/Disable BUCK2 in standby mode
	0	Disabled
	1	Enabled
	Reset condition	POR
<b>BUCK3_STBY</b>	Description	Enable/Disable BUCK3 in standby mode
	0	Disabled
	1	Enabled
	Reset condition	POR
<b>VPREV_STBY</b>	Description	Set the VPRE voltage in standby mode (only if VPREV_STBY_EN_OTP = 1)
	0	3.3V
	1	3V (setting only available if VPRE is set at 3.3V in normal mode)
	Reset condition	POR
<b>HVLDO_STBY</b>	Description	Enable/Disable HVLDO in standby mode
	0	Disabled
	1	Enabled
	Reset condition	POR
<b>LDO1_STBY</b>	Description	Enable/Disable LDO1 in standby mode
	0	Disabled
	1	Enabled
	Reset condition	POR
<b>LDO2_STBY</b>	Description	Enable/Disable LDO2 in standby mode
	0	Disabled
	1	Enabled
	Reset condition	
<b>LDO3_STBY</b>	Description	Enable/Disable LDO3 in standby mode
	0	Disabled
	1	Enabled
	Reset condition	POR

## 25.7 M\_TSD\_CFG register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
<b>Write</b>	0	0	0	0	0	<b>DIE_CENTER_TEMP [2:0]</b>		
<b>Read</b>	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	<b>DIE_CENTER_TEMP [2:0]</b>		
<b>Reset</b>	0	0	0	0	0	OTP		

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
<b>BOOST_TSDCFG</b>	<b>BUCK1_TSDCFG</b>	<b>BUCK2_TSDCFG</b>	<b>BUCK3_TSDCFG</b>	<b>LDO1_TSDCFG</b>	<b>LDO2_TSDCFG</b>	<b>LDO3_TSDCFG</b>	<b>HVLDO_TSDCFG</b>
<b>BOOST_TSDCFG</b>	<b>BUCK1_TSDCFG</b>	<b>BUCK2_TSDCFG</b>	<b>BUCK3_TSDCFG</b>	<b>LDO1_TSDCFG</b>	<b>LDO2_TSDCFG</b>	<b>LDO3_TSDCFG</b>	<b>HVLDO_TSDCFG</b>
OTP	OTP	OTP	OTP	OTP	OTP	OTP	OTP

Table 87. M\_TSD\_CFG register description

<b>HVLDO_TSDCFG</b>	Description	Behavior in case of thermal shutdown
	0	HVLDO Shutdown
	1	HVLDO Shutdown + state machine transition to DFS
	Reset condition	POR
<b>LDO3_TSDCFG</b>	Description	Behavior in case of thermal shutdown
	0	LDO3 Shutdown
	1	LDO3 Shutdown + state machine transition to DFS
	Reset condition	POR
<b>LDO2_TSDCFG</b>	Description	Behavior in case of thermal shutdown
	0	LDO2 Shutdown
	1	LDO2 Shutdown + state machine transition to DFS
	Reset condition	POR
<b>LDO1_TSDCFG</b>	Description	Behavior in case of thermal shutdown
	0	LDO1 Shutdown
	1	LDO1 Shutdown + state machine transition to DFS
	Reset condition	POR
<b>BUCK3_TSDCFG</b>	Description	Behavior in case of thermal shutdown
	0	BUCK3 Shutdown
	1	BUCK3 Shutdown + state machine transition to DFS
	Reset condition	POR
<b>BUCK2_TSDCFG</b>	Description	Behavior in case of thermal shutdown
	0	BUCK2 Shutdown
	1	BUCK2 Shutdown + state machine transition to DFS
	Reset condition	POR
<b>BUCK1_TSDCFG</b>	Description	Behavior in case of thermal shutdown
	0	BUCK1 Shutdown
	1	BUCK1 Shutdown + state machine transition to DFS
	Reset condition	POR
<b>BOOST_TSDCFG</b>	Description	Behavior in case of thermal shutdown
	0	BOOST Shutdown

Table 87. M\_TSD\_CFG register description...continued

	1	BOOST Shutdown + state machine transition to DFS
	Reset condition	POR
DIE_CENTER_TEMP[2:0]	Description	Die center temperature indicator
	000	75°C
	001	90°C
	010	105°C
	011	120°C
	100	135°C
	101	150°C
	Reset condition	POR

### 25.8 M\_AMUX register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	0	0	0	0	0	0	0	0
Read	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
Reset	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
0	0	RATIO	AMUX [4:0]				
RESERVED	RESERVED	RATIO	AMUX [4:0]				
0	0	0	0	0	0	0	0

Table 88. M\_AMUX register description

AMUX [4:0]	Refer to <b>Table 21</b>	
RATIO	Description	Selection of divider ratio for VSUP, PWRON1 inputs
	0	Ratio = 20
	1	Ration = 34
	Reset condition	POR

### 25.9 M\_CLOCK1 register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	MOD_CONF	FOUT_MUX_SEL[3:0]			FOUT_PHASE[2:0]			
Read	MOD_CONF	FOUT_MUX_SEL[3:0]			FOUT_PHASE[2:0]			

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Reset	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
FOUT_SEL	EXT_FIN_SEL	FIN_DIV	MOD_EN	CLK_INT_FREQ[3:0]			
FOUT_SEL	RESERVED	FIN_DIV	MOD_EN	CLK_INT_FREQ[3:0]			
0	0	0	0	0	0	0	0

Table 89. M\_CLOCK1 register description

CLK_INT_FREQ [3:0]	Manual frequency tuning: Refer to Table 17	
MOD_EN	Description	CLOCK Modulation
	0	Modulation Disable
	1	Modulation Enable
	Reset condition	POR
FIN_DIV	Description	FIN input signal divider selection
	0	Divider by 1
	1	Divider by 6
	Reset condition	POR
EXT_FIN_SEL	Description	EXT FIN selection at PLL input
	0	Disabled
	1	Enabled
	Reset condition	POR
FOUT_SEL	Description	FOUT frequency selection (CLK1 or CLK2)
	0	CLK1
	1	CLK2
	Reset condition	POR
FOUT_PHASE[2:0]	Description	FOUT phase and delay setting
	000	No delay/phase
	001	1 clk cycle from OSCPLL
	010	2 clk cycle from OSCPLL
	011	3 clk cycle from OSCPLL
	100	4 clk cycle from OSCPLL
	101	5 clk cycle from OSCPLL
	110	6 clk cycle from OSCPLL
	111	7 clk cycle from OSCPLL
Reset condition	POR	

Table 89. M\_CLOCK1 register description...continued

<b>FOUT_MUX_SEL [3:0]</b>	Refer to <b>Table 15</b>	
<b>MOD_CONF</b>	Description	CLOCK Modulation Configuration (spread spectrum)
	0	range +- 5% 23.15 kHz
	1	range +- 5% 92.6 kHz
	Reset condition	POR

### 25.10 M\_CLOCK2 register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
<b>Write</b>	0	0	0	0	0	0	0	0
<b>Read</b>	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
<b>Reset</b>	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
0	0	0	0	0	0	LOW_POWER_CLK [1 :0]	
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	LOW_POWER_CLK [1 :0]	
0	0	0	0	0	0	0	0

Table 90. M\_CLOCK2 register description

<b>LOW_POWER_CLK [1:0]</b>	Description	Low Power Clock frequency selection
	00	100 kHz
	01	100 kHz
	10	300 kHz
	11	600 kHz
Reset condition	POR	

### 25.11 M\_INT\_MASK1 register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
<b>Write</b>	HVLDO_OC_M	0	BUCK10_C_M	BUCK20_C_M	BUCK30C_M	LDO1OC_M	LDO2OC_M	LDO3OC_M
<b>Read</b>	HVLDO_OC_M	RESERVED	BUCK10_C_M	BUCK20_C_M	BUCK30C_M	LDO1OC_M	LDO2OC_M	LDO3OC_M

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Reset	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
HVLDO_TSDFLG_M	BOOST_TSDFLG_M	BUCK1_TSDFLG_M	BUCK2_TSDFLG_M	BUCK3_TSDFLG_M	LDO1_TSDFLG_M	LDO2_TSDFLG_M	LDO3_TSDFLG_M
HVLDO_TSDFLG_M	BOOST_TSDFLG_M	BUCK1_TSDFLG_M	BUCK2_TSDFLG_M	BUCK3_TSDFLG_M	LDO1_TSDFLG_M	LDO2_TSDFLG_M	LDO3_TSDFLG_M
0	0	0	0	0	0	0	0

Table 91. M\_INT\_MASK1 register description

<b>LDO3_TSDFLG_M</b>	Description	Inhibit INTERRUPT for LDO3 over temperature shutdown event
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>LDO2_TSDFLG_M</b>	Description	Inhibit INTERRUPT for LDO2 over temperature shutdown event
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>LDO1_TSDFLG_M</b>	Description	Inhibit INTERRUPT for LDO1 over temperature shutdown event
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>BUCK3_TSDFLG_M</b>	Description	Inhibit INTERRUPT for BUCK3 over temperature shutdown event
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>BUCK2_TSDFLG_M</b>	Description	Inhibit INTERRUPT for BUCK2 over temperature shutdown event
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>BUCK1_TSDFLG_M</b>	Description	Inhibit INTERRUPT for BUCK1 over temperature shutdown event
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>BOOST_TSDFLG_M</b>	Description	Inhibit INTERRUPT for BOOST over temperature shutdown event
	0	INT not masked



Table 91. M\_INT\_MASK1 register description...continued

	1	INT masked
	Reset condition	POR
HVLDO_TSDFLG_M	Description	Inhibit INTERRUPT for HVLDO over temperature shutdown event
	0	INT not masked
	1	INT masked
	Reset condition	POR
LDO3OC_M	Description	Inhibit INTERRUPT for LDO3 Over current
	0	INT not masked
	1	INT masked
	Reset condition	POR
LDO2OC_M	Description	Inhibit INTERRUPT for LDO2 Over current
	0	INT not masked
	1	INT masked
	Reset condition	POR
LDO1OC_M	Description	Inhibit INTERRUPT for LDO1 Over current
	0	INT not masked
	1	INT masked
	Reset condition	POR
BUCK3OC_M	Description	Inhibit INTERRUPT for BUCK3 Over current
	0	INT not masked
	1	INT masked
	Reset condition	POR
BUCK2OC_M	Description	Inhibit INTERRUPT for BUCK2 Over current
	0	INT not masked
	1	INT masked
	Reset condition	POR
BUCK1OC_M	Description	Inhibit INTERRUPT for BUCK1 Over current
	0	INT not masked
	1	INT masked
	Reset condition	POR
HVLDOOC_M	Description	Inhibit INTERRUPT for HVLDO Over current
	0	INT not masked
	1	INT masked
	Reset condition	POR

## 25.12 M\_INT\_MASK2 register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	DIE_CENTER_TEMP_FLG_M	COM_ERR_M	VBOS_UVH_M	VBOOST_UVH_M	VBOOST_OV_M	TSD_BIST_ERR_FLG_M	HVLDO_INPUT_UVL_M	VPRE_OV2_M
Read	DIE_CENTER_TEMP_FLG_M	COM_ERR_M	VBOS_UVH_M	VBOOST_UVH_M	VBOOST_OV_M	TSD_BIST_ERR_FLG_M	HVLDO_INPUT_UVL_M	VPRE_OV2_M
Reset	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
VPREOC_M	VPREUVL_M	VPREUVH_M	VSUPUV7_M	VSUP_UVL_M	VSUP_UVH_M	PWRON2_FLG_M	PWRON1_FLG_M
VPREOC_M	VPREUVL_M	VPREUVH_M	VSUPUV7_M	VSUP_UVL_M	VSUP_UVH_M	PWRON2_FLG_M	PWRON1_FLG_M
0	0	0	0	0	0	0	0

Table 92. M\_INT\_MASK2 register description

<b>PWRON1FLG_M</b>	Description	Inhibit interrupt for transition on PWRON1
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>PWRON2FLG_M</b>	Description	Inhibit interrupt for transition on PWRON2
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>VSUPUVH_M</b>	Description	Inhibit interrupt for VSUP_UVH
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>VSUPUVL_M</b>	Description	Inhibit interrupt for VSUP_UVL
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>VSUPUV7_M</b>	Description	Inhibit interrupt for VSUP_UV7
	0	INT not masked
	1	INT masked
	Reset condition	POR

Table 92. M\_INT\_MASK2 register description...continued

<b>VPREUVH_M</b>	Description	Inhibit interrupt for VPRE_UVH
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>VPREUVL_M</b>	Description	Inhibit interrupt for VPRE_UVL
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>VPREOC_M</b>	Description	Inhibit interrupt for VPRE overcurrent event
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>VPREOV2_M</b>	Description	Inhibit interrupt for VPRE OV event
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>HVLDO_INPUT_UVL_M</b>	Description	Inhibit interrupt for HVLDO UVL
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>TSD_BIST_ERR_FLG_M</b>	Description	Inhibit interrupt for TSD BIST error
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>VBOOSTOV_M</b>	Description	Inhibit interrupt for VBOOST OV
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>VBOOSTUVH_M</b>	Description	Inhibit interrupt for VBOOST UVH
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>VBOSUVH_M</b>	Description	Inhibit interrupt for VBOS UVH
	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>COM_ERR_M</b>	Description	Inhibit interrupt for I2C communication error

Table 92. M\_INT\_MASK2 register description...continued

	0	INT not masked
	1	INT masked
	Reset condition	POR
<b>DIE_CENTER_TEMPFLG_M</b>	Description	Inhibit interrupt for thermal event on the central thermal sensor
	0	INT not masked
	1	INT masked
	Reset condition	POR

### 25.13 M\_FLAG1 register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
<b>Write</b>	HVLDOOC	0	BUCK1OC	BUCK2OC	BUCK3OC	LDO1OC	LDO2OC	LDO3OC
<b>Read</b>	HVLDOOC	RESERVED	BUCK1OC	BUCK2OC	BUCK3OC	LDO1OC	LDO2OC	LDO3OC
<b>Reset</b>	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
HVLDO_TSDFLG	BOOST_TSDFLG	BUCK1_TSDFLG	BUCK2_TSDFLG	BUCK3_TSDFLG	LDO1_TSDFLG	LDO2_TSDFLG	LDO3_TSDFLG
HVLDO_TSDFLG	BOOST_TSDFLG	BUCK1_TSDFLG	BUCK2_TSDFLG	BUCK3_TSDFLG	LDO1_TSDFLG	LDO2_TSDFLG	LDO3_TSDFLG
0	0	0	0	0	0	0	0

When the device starts-up, clear the flags by writing 1 to all bits.

Table 93. M\_FLAG1 register description

<b>LDO3_TSDFLG</b>	Description	LDO3 over temperature shutdown event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>LDO2_TSDFLG</b>	Description	LDO2 over temperature shutdown event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>LDO1_TSDFLG</b>	Description	LDO1 over temperature shutdown event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>BUCK3_TSDFLG</b>	Description	BUCK3 over temperature shutdown event

Table 93. M\_FLAG1 register description...continued

	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>BUCK2_TSDFLG</b>	Description	BUCK2 over temperature shutdown event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>BUCK1_TSDFLG</b>	Description	BUCK1 over temperature shutdown event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>BOOST_TSDFLG</b>	Description	BOOST over temperature shutdown event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>HVLDO_TSDFLG</b>	Description	HVLDO over temperature shutdown event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>LDO3OC</b>	Description	LDO3 Over current
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>LDO2OC</b>	Description	LDO2 Over current
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>LDO1OC</b>	Description	LDO1 Over current
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>BUCK3OC</b>	Description	BUCK3 Over current
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>BUCK2OC</b>	Description	BUCK2 Over current
	0	No event

Table 93. M\_FLAG1 register description...continued

	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
BUCK1OC	Description	BUCK1 Over current
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
HVLDOOC	Description	HVLDO Over current
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')

### 25.14 M\_FLAG2 register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	DIE_CENTER_TEMPFLG	TSD_BIST_ERR_FLG	VBOSUVH	VBOO_STUVH	VBOO_STOV	STBY_TIMER_FLG	HVLDO_INPUT_UVL	VPRE_FB_OV
Read	DIE_CENTER_TEMPFLG	TSD_BIST_ERR_FLG	VBOSUVH	VBOO_STUVH	VBOO_STOV	STBY_TIMER_FLG	HVLDO_INPUT_UVL	VPRE_FB_OV
Reset	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
VPREOC	VPREUVL	VPREUVH	VSUPUV7	VSUPUVL	VSUPUVH	PWRO_N2FLG	PWRO_N1FLG
VPREOC	VPREUVL	VPREUVH	VSUPUV7	VSUPUVL	VSUPUVH	PWRO_N2FLG	PWRO_N1FLG
0	0	0	0	0	0	0	0

When the device starts-up, clear the flags by writing 1 to all bits.

Table 94. M\_FLAG2 register description

PWRON1FLG	Description	PWRON1 wake up source flag
	0	No event
	1	Low to high wake event occurred
	Reset condition	POR / Clear on Write (write '1')
PWRON2FLG	Description	PWRON2 wake up source flag
	0	No event
	1	Low to high wake event occurred

Table 94. M\_FLAG2 register description...continued

	Reset condition	POR / Clear on Write (write '1')
<b>VSUPUVH</b>	Description	VSUP_UVH event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>VSUPUVL</b>	Description	VSUP_UVL event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>VSUPUV7</b>	Description	VSUP_UV7 event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>VPREUVH</b>	Description	VPRE_UVH event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>VPREUVL</b>	Description	VPRE_UVL event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>VPREOC</b>	Description	VPRE overcurrent event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>VPRE_FB_OV</b>	Description	VPRE_FB_OV event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>HVLDO_INPUT_UVL</b>	Description	HVLDO input UVL event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>STBY_TIMER_FLG</b>	Description	STBY Timer event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')

Table 94. M\_FLAG2 register description...continued

<b>VBOOSTOV</b>	Description	VBOOST OV event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>VBOOSTUVH</b>	Description	VBOOST UVH event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>VBOSUVH</b>	Description	VBOS UVH event
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>TSD_BIST_ERR_FLG</b>	Description	TSD BIST flag
	0	TSD BIST OK
	1	TSD BIST NOT OK
	Reset condition	POR / Clear on Write (write '1')
<b>DIE_CENTER_TEMPFLG</b>	Description	Report a thermal event on the central thermal sensor
	0	No event
	1	Event occurred
	Reset condition	POR / Clear on Write (write '1')

## 25.15 M\_FLAG3 register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
<b>Write</b>	0	0	0	0	0	0	0	0
<b>Read</b>	VPRE_ST	HVLDO_ST	BOOST_ST	BUCK1_ST	BUCK2_ST	BUCK3_ST	LDO1_ST	LDO2_ST
<b>Reset</b>	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
0	0	0	0	0	0	I2C_M_CRC	I2C_M_REQ
LDO3_ST	FIN_CLKWD_OK	RESERVED	RESERVED	PWRON2RT	PWRON1RT	I2C_M_CRC	I2C_M_REQ
0	0	0	0	0	0	0	0

When the device starts-up, clear the flags by writing 1 to all bits.



Table 95. M\_FLAG3 register description

<b>I2C_M_REQ</b>	Description	Invalid main domain I2C access
	0	No Error
	1	Error occurred
	Reset condition	POR / Clear on Write (write '1')
<b>I2C_M_CRC</b>	Description	I2C communication CRC error
	0	No error
	1	Error occurred
	Reset condition	POR / Clear on Write (write '1')
<b>PWRON1RT</b>	Description	Report event: PWRON1 real time state
	0	PWRON1 is low level
	1	PWRON1 is high
	Reset condition	Real time information
<b>PWRON2RT</b>	Description	Report event: PWRON2 real time state
	0	PWRON2 is low level
	1	PWRON2 is high
	Reset condition	Real time information
<b>FIN_CLKWD_OK</b>	Description	CLK watchdog monitoring
	0	Not used or out of range
	1	FIN_CLKWD_OK
	Reset condition	POR
<b>LDO3_ST</b>	Description	LDO3 state
	0	regulator OFF
	1	regulator ON
	Reset condition	Real time information
<b>LDO2_ST</b>	Description	LDO2 state
	0	regulator OFF
	1	regulator ON
	Reset condition	Real time information
<b>LDO1_ST</b>	Description	LDO1 state
	0	regulator OFF
	1	regulator ON
	Reset condition	Real time information
<b>BUCK3_ST</b>	Description	BUCK3 state
	0	regulator OFF
	1	regulator ON
	Reset condition	Real time information
<b>BUCK2_ST</b>	Description	BUCK2 state

Table 95. M\_FLAG3 register description...continued

	0	regulator OFF
	1	regulator ON
	Reset condition	Real time information
<b>BUCK1_ST</b>	Description	BUCK1 state
	0	regulator OFF
	1	regulator ON
	Reset condition	Real time information
<b>BOOST_ST</b>	Description	BOOST state
	0	regulator OFF
	1	regulator ON
	Reset condition	Real time information
<b>HVLDO_ST</b>	Description	HVLDO state
	0	regulator OFF
	1	regulator ON
	Reset condition	Real time information
<b>VPRE_ST</b>	Description	VPRE state
	0	regulator OFF
	1	regulator ON
	Reset condition	Real time information

### 25.16 M\_VMON\_REGx register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
<b>Write</b>	0	0	0	0	<b>VMON4_REG_ASSIGN [2:0]</b>			<b>VMON3_REG_ASSIGN</b>
<b>Read</b>	RESERVED	RESERVED	RESERVED	RESERVED	<b>VMON4_REG_ASSIGN [2:0]</b>			<b>VMON3_REG_ASSIGN</b>
<b>Reset</b>	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
<b>VMON3_REG_ASSIGN [2:0]</b>	<b>VMON2_REG_ASSIGN [ 2:0]</b>			<b>VMON1_REG_ASSIGN [2:0]</b>			
<b>VMON3_REG_ASSIGN [2:0]</b>	<b>VMON2_REG_ASSIGN [ 2:0]</b>			<b>VMON1_REG_ASSIGN [2:0]</b>			
0	0	0	0	0	0	0	0

Table 96. M\_VMON\_REGX register description

<b>VMON1_REG_ASSIGN [2:0]</b>	Description	Regulator Assignment to VMON1
	000	External Regulator
	001	VPRE
	010	LDO1
	011	LDO2
	100	BUCK3
	101	BOOST
	110	LDO3
	111	BUCK2
	Reset condition	POR
<b>VMON2_REG_ASSIGN [2:0]</b>	Description	Regulator Assignment to VMON2
	000	External Regulator
	001	VPRE
	010	LDO1
	011	LDO2
	100	BUCK3
	101	BOOST
	110	LDO3
	111	BUCK2
	Reset condition	POR
<b>VMON3_REG_ASSIGN [2:0]</b>	Description	Regulator Assignment to VMON3
	000	External Regulator
	001	VPRE
	010	LDO1
	011	LDO2
	100	BUCK3
	101	BOOST
	110	LDO3
	111	BUCK2
	Reset condition	POR
<b>VMON4_REG_ASSIGN [2:0]</b>	Description	Regulator Assignment to VMON4
	000	External Regulator
	001	VPRE
	010	LDO1
	011	LDO2
	100	BUCK3
	101	BOOST

Table 96. M\_VMON\_REGX register description...continued

	110	LDO3
	111	BUCK2
	Reset condition	POR

### 25.17 M\_LVB1\_SVS register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
<b>Write</b>	0	0	0	0	0	0	0	0
<b>Read</b>	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
<b>Reset</b>	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
0	0						
RESERVED	LVB1_SVS [6:0]						
0	0	0	0	0	0	0	0

Table 97. M\_LVB1\_SVS register description

LVB1_SVS [6:0]	Description	Static Voltage Scaling offset (mV)
		0000000
	0000001	6.25
	0000010	12.50
	0000011	18.75
	0000100	25
	0000101	31.25
	0000110	37.5
	0000111	43.75
	0001000	50
	0001001	56.25
	0001010	62.5
	0001011	68.75
	0001100	75
	0001101	81.25
	0001110	87.5
	0001111	93.75
	0010000	100

Table 97. M\_LVB1\_SVS register description...continued

	0010001	106.25
	0010010	112.5
	0010011	118.75
	0010100	125
	0010101	131.25
	0010110	137.5
	0010111	143.75
	0011000	150
	0011001	156.25
	0011010	162.5
	0011011	168.75
	0011100	175
	0011101	181.25
	0011110	187.5
	0011111	193.75
	0100000	200
	0100001	206.25
	0100010	212.5
	0100011	218.75
	0100100	225
	0100101	231.25
	0100110	237.5
	0100111	243.75
	0101000	250
	0101001	256.25
	0101010	262.5
	0101011	268.75
	0101100	275
	0101101	281.25
	0101110	287.5
	0101111	293.75
	0110000	300
	0110001	306.25
	0110010	312.5
	0110011	318.75
	0110100	325
	0110101	331.25

Table 97. M\_LVB1\_SVS register description...continued

	0110110	337.5
	0110111	343.75
	0111000	350
	0111001	356.25
	0111010	362.5
	0111011	368.75
	0111100	375
	0111101	381.25
	0111110	387.5
	0111111	393.75
	Reset condition	POR

### 25.18 M\_LVB1\_STBY\_DVS register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	0	0	0	0	0	0	0	0
Read	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
Reset	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
BUCK1_STBY [7:0]							
BUCK1_STBY [7:0]							
OTP							

Table 98. M\_LVB1\_STBY\_DVS register description

	BUCK1 output voltage in standby mode	
<b>BUCK1_STBY[7:0]</b>	00000000 to 11111111	0.4V to 1.8V

### 25.19 M\_MEMORY0 register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	M_MEMORY0[15:0]							
Read	M_MEMORY0[15:0]							
Reset	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
<b>M_MEMORY0 [15:0]</b>							
<b>M_MEMORY0 [15:0]</b>							
0	0	0	0	0	0	0	0

Table 99. M\_MEMORY0 register description

<b>M_MEMORY0 [15:0]</b>	Description	Free memory field for data storage
	0...	16 bits free memory
	...1	
	Reset condition	POR

### 25.20 M\_MEMORY1 register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
<b>Write</b>	<b>M_MEMORY1 [15:0]</b>							
<b>Read</b>	<b>M_MEMORY1 [15:0]</b>							
<b>Reset</b>	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
<b>RW</b>							
<b>M_MEMORY1 [15:0]</b>							
0	0	0	0	0	0	0	0

Table 100. M\_MEMORY1 register description

<b>M_MEMORY1 [15:0]</b>	Description	Free memory field for data storage
	0...	16 bits free memory
	...1	
	Reset condition	POR

### 25.21 M\_DEVICEID register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
<b>Write</b>	0	0			0	0		
<b>Read</b>	RESERVED	<b>FMREV[2:0]</b>			RESERVED	<b>MMREV[2:0]</b>		

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Reset (for B1)	0	0	1	0	0	0	0	1

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
0				0			
FAM_ID[3:0]				DEV_ID [3:0]			
0	1	1	0	0	0	0	1

RO: Read Only; RW: Read/Write; W: Write, RWOTP: default value loaded from OTP, FLGWC: clear on write flag

Table 101. M\_DEVICEID register description

DEV_ID[3:0]	Description	Device ID
	[3:0]	0001: default value for VR5510
	Reset condition	POR
FAM_ID[3:0]	Description	Family ID
	[3:0]	0110: default value for VR5510
	Reset condition	POR
MMREV[2:0]	Description	Metal Mask Revision
	[2:0]	Metal Mask Revision configured by metal connection
	Reset condition	POR
FMREV[2:0]	Description	Full Mask Revision
	[2:0]	Full Mask Revision configured by metal connection
	Reset condition	POR

## 26 Fail-Safe Register Mapping

### 26.1 FS\_GRL\_FLAGS register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	0	0	0	0	TIMING_WINDOW_STBY_FLG	STBY_WAKE_UP	0	0
Read	FS_COM_G	FS_WD_G	FS_IO_G	FS_REG_OVUV_G	TIMING_WINDOW_STBY_FLG	STBY_WAKE_UP	FCCU1_RT	FCCU2_RT
Reset	0	0	0	0	0	0	0	0



BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
0	0	0	0	0	0	0	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
0	0	0	0	0	0	0	0

Table 102. FS\_GRL\_FLAGS register description

<b>FCCU2_RT</b>	Description	Report the real state of the FCCU2 status
	0	FCCU2 low
	1	FCCU2 high
	Reset condition	Real time information
<b>FCCU1_RT</b>	Description	Report the real state of the FCCU1 status
	0	FCCU1 low
	1	FCCU1 high
	Reset condition	Real time information
<b>STBY_WAKE_UP</b>	Description	Indicate startup from Standby mode
	0	Cold wake up
	1	Standby wake up
	Reset condition	POR / Clear on Write (write '1')
<b>TIMING_WINDOW_STBY_FLG</b>	Description	Report a bad timing window for standby entry
	0	No Error
	1	Error
	Reset condition	POR / Clear on Write (write '1')
<b>FS_REG_OVUV_G</b>	Description	Report an error in one of the voltage monitor
	0	No Failure
	1	Failure
	Reset condition	POR
<b>FS_IO_G</b>	Description	Report an error in one of the Failsafe I/Os (FS_IO_G = PGOOD_DIAG or RSTB_DIAG or FS0B_DIAG)
	0	No Failure
	1	Failure
	Reset condition	POR
<b>FS_WD_G</b>	Description	Report an error on watchdog refresh
	0	Good WD refresh
	1	Bad WD refresh
	Reset condition	POR
<b>FS_COM_G</b>	Description	Report an error on the I2C Communication
	0	No Failure
	1	Failure

Table 102. FS\_GRL\_FLAGS register description...continued

	Reset condition	POR
--	-----------------	-----

## 26.2 FS\_I\_OVUV\_SAFE\_REACTION1 register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	0	0	0	0	VCOREMON_OV_FS_IMPACT [1:0]		VCOREMON_UV_FS_IMPACT [1:0]	
Read	RESERVED	RESERVED	RESERVED	RESERVED	VCOREMON_OV_FS_IMPACT [1:0]		VCOREMON_UV_FS_IMPACT [1:0]	
Reset	0	0	0	0	1	0	0	1

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
HVLDO_VMON_OV_FS_IMPACT [1:0]		HVLDO_VMON_UV_FS_IMPACT [1:0]		VDDIO_OV_FS_IMPACT [1:0]		VDDIO_UV_FS_IMPACT [1:0]	
HVLDO_VMON_OV_FS_IMPACT [1:0]		HVLDO_VMON_UV_FS_IMPACT [1:0]		VDDIO_OV_FS_IMPACT [1:0]		VDDIO_UV_FS_IMPACT [1:0]	
1	0	0	1	1	0	0	1

Table 103. FS\_I\_OVUV\_SAFE\_REACTION1 register description

<b>VDDIO_UV_FS_IMPACT [1:0]</b>	Description	Reaction on RSTB or FS0B output in case of UV detection on VDDIO
	00	No effect on RSTB and FS0B
	01	VDDIO UV asserts FS0B only
	10	VDDIO UV asserts RSTB and FS0B
	11	VDDIO UV asserts RSTB and FS0B
	Reset condition	POR
<b>VDDIO_OV_FS_IMPACT [1:0]</b>	Description	Reaction on RSTB or FS0B output in case of OV detection on VDDIO
	00	No effect on RSTB and FS0B
	01	VDDIO OV asserts FS0B only
	10	VDDIO OV asserts RSTB and FS0B
	11	VDDIO OV asserts RSTB and FS0B
	Reset condition	POR
<b>HVLDO_VMON_UV_FS_IMPACT [1:0]</b>	Description	Reaction on RSTB or FS0B output in case of UV detection on HVLDO
	00	No effect on RSTB and FS0B
	01	HVLDO UV asserts FS0B only
	10	HVLDO UV asserts RSTB and FS0B

Table 103. FS\_I\_OVUV\_SAFE\_REACTION1 register description...continued

	11	HVLDO UV asserts RSTB and FS0B
	Reset condition	POR
<b>HVLDO_VMON_OV_FS_IMPACT [1:0]</b>	Description	Reaction on RSTB or FS0B output in case of OV detection on HVLDO
	00	No effect on RSTB and FS0B
	01	HVLDO OV asserts FS0B only
	10	HVLDO OV asserts RSTB and FS0B
	11	HVLDO OV asserts RSTB and FS0B
	Reset condition	POR
	<b>VCOREMON_UV_FS_IMPACT [1:0]</b>	Description
00		No effect on RSTB and FS0B
01		VCOREMON UV asserts FS0B only
10		VCOREMON UV asserts RSTB and FS0B
11		VCOREMON UV asserts RSTB and FS0B
Reset condition		POR
<b>VCOREMON_OV_FS_IMPACT [1:0]</b>	Description	Reaction on RSTB or FS0B output in case of OV detection on VCOREMON
	00	No effect on RSTB and FS0B
	01	VCOREMON OV asserts FS0B only
	10	VCOREMON OV asserts RSTB and FS0B
	11	VCOREMON OV asserts RSTB and FS0B
	Reset condition	POR

26.3 FS\_I\_OVUV\_SAFE\_REACTION2 register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	<b>VMON4_OV_FS_IMPACT [1:0]</b>		<b>VMON4_UV_FS_IMPACT [1:0]</b>		<b>VMON3_OV_FS_IMPACT[1:0]</b>		<b>VMON3_UV_FS_IMPACT [1:0]</b>	
Read	<b>VMON4_OV_FS_IMPACT [1:0]</b>		<b>VMON4_UV_FS_IMPACT [1:0]</b>		<b>VMON3_OV_FS_IMPACT[1:0]</b>		<b>VMON3_UV_FS_IMPACT [1:0]</b>	
Reset	1	0	0	1	1	0	0	1

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
<b>VMON2_OV_FS_IMPACT [1:0]</b>		<b>VMON2_UV_FS_IMPACT [1:0]</b>		<b>VMON1_OV_FS_IMPACT [1:0]</b>		<b>VMON1_UV_FS_IMPACT [1:0]</b>	
<b>VMON2_OV_FS_IMPACT [1:0]</b>		<b>VMON2_UV_FS_IMPACT [1:0]</b>		<b>VMON1_OV_FS_IMPACT [1:0]</b>		<b>VMON1_UV_FS_IMPACT [1:0]</b>	

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
1	0	0	1	1	0	0	1

Table 104. FS\_I\_OVUV\_SAFE\_REACTION2 register description

<b>VMON1_UV_</b> <b>FS_IMPACT [1:0]</b>	Description	Reaction on RSTB or FS0B output in case of UV detection on VMON1
	00	No effect on RSTB and FS0B
	01	VMON1 UV asserts FS0B only
	10	VMON1 UV asserts RSTB and FS0B
	11	VMON1 UV asserts RSTB and FS0B
	Reset condition	POR
<b>VMON1_OV_</b> <b>FS_IMPACT [1:0]</b>	Description	Reaction on RSTB or FS0B output in case of OV detection on VMON1
	00	No effect on RSTB and FS0B
	01	VMON1 OV asserts FS0B only
	10	VMON1 OV asserts RSTB and FS0B
	11	VMON1 OV asserts RSTB and FS0B
	Reset condition	POR
<b>VMON2_UV_</b> <b>FS_IMPACT [1:0]</b>	Description	Reaction on RSTB or FS0B output in case of UV detection on VMON2
	00	No effect on RSTB and FS0B
	01	VMON2 UV asserts FS0B only
	10	VMON2 UV asserts RSTB and FS0B
	11	VMON2 UV asserts RSTB and FS0B
	Reset condition	POR
<b>VMON2_OV_</b> <b>FS_IMPACT [1:0]</b>	Description	Reaction on RSTB or FS0B output in case of OV detection on VMON2
	00	No effect on RSTB and FS0B
	01	VMON2 OV asserts FS0B only
	10	VMON2 OV asserts RSTB and FS0B
	11	VMON2 OV asserts RSTB and FS0B
	Reset condition	POR
<b>VMON3_UV_</b> <b>FS_IMPACT [1:0]</b>	Description	Reaction on RSTB or FS0B output in case of UV detection on VMON3
	00	No effect on RSTB and FS0B
	01	VMON3 UV asserts FS0B only
	10	VMON3 UV asserts RSTB and FS0B
	11	VMON3 UV asserts RSTB and FS0B
	Reset condition	POR

Table 104. FS\_I\_OVUV\_SAFE\_REACTION2 register description...continued

<b>VMON3_OV_</b> <b>FS_IMPACT [1:0]</b>	Description	Reaction on RSTB or FS0B output in case of OV detection on VMON3
	00	No effect on RSTB and FS0B
	01	VMON3 OV asserts FS0B only
	10	VMON3 OV asserts RSTB and FS0B
	11	VMON3 OV asserts RSTB and FS0B
	Reset condition	POR
<b>VMON4_UV_</b> <b>FS_IMPACT [1:0]</b>	Description	Reaction on RSTB or FS0B output in case of UV detection on VMON4
	00	No effect on RSTB and FS0B
	01	VMON4 UV asserts FS0B only
	10	VMON4 UV asserts RSTB and FS0B
	11	VMON4 UV asserts RSTB and FS0B
	Reset condition	POR
<b>VMON4_OV_</b> <b>FS_IMPACT [1:0]</b>	Description	Reaction on RSTB or FS0B output in case of OV detection on VMON4
	00	No effect on RSTB and FS0B
	01	VMON4 OV asserts FS0B only
	10	VMON4 OV asserts RSTB and FS0B
	11	VMON4 OV asserts RSTB and FS0B
	Reset condition	POR

26.4 FS\_I\_ABIST2\_CTRL register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
<b>Write</b>	0	0	0	0	0	0	0	0
<b>Read</b>	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
<b>Reset</b>	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
0	<b>VMON4_</b> <b>ABIST2</b>	<b>VMON3_</b> <b>ABIST2</b>	<b>VMON2_</b> <b>ABIST2</b>	<b>VMON1_</b> <b>ABIST2</b>	<b>HVLDO_</b> <b>VMON_</b> <b>ABIST2</b>	<b>VCORE_</b> <b>ABIST2</b>	<b>VDDIO_</b> <b>ABIST2</b>
RESERVED	<b>VMON4_</b> <b>ABIST2</b>	<b>VMON3_</b> <b>ABIST2</b>	<b>VMON2_</b> <b>ABIST2</b>	<b>VMON1_</b> <b>ABIST2</b>	<b>HVLDO_</b> <b>VMON_</b> <b>ABIST2</b>	<b>VCORE_</b> <b>ABIST2</b>	<b>VDDIO_</b> <b>ABIST2</b>
0	0	0	0	0	0	0	0

Table 105. FS\_I\_ABIST2\_CTRL register description

<b>VDDIO_ABIST2</b>	Description	VDDIO ABIST2 configuration
	0	No ABIST
	1	Run ABIST on VDDIO after INIT
	Reset condition	POR
<b>VCORE_ABIST2</b>	Description	VCORE ABIST2 configuration
	0	No ABIST
	1	Run ABIST on VCOREMON after INIT
	Reset condition	POR
<b>HVLDO_VMON_ABIST2</b>	Description	HVLDO ABIST2 configuration
	0	No ABIST
	1	Run ABIST on HVLDO after INIT
	Reset condition	POR
<b>VMON1_ABIST2</b>	Description	VMON1 ABIST2 configuration
	0	No ABIST
	1	Run ABIST on VMON1 after INIT
	Reset condition	POR
<b>VMON2_ABIST2</b>	Description	VMON2 ABIST2 configuration
	0	No ABIST
	1	Run ABIST on VMON2 after INIT
	Reset condition	POR
<b>VMON3_ABIST2</b>	Description	VMON3 ABIST2 configuration
	0	No ABIST
	1	Run ABIST on VMON3 after INIT
	Reset condition	POR
<b>VMON4_ABIST2</b>	Description	VMON4 ABIST2 configuration
	0	No ABIST
	1	Run ABIST on VMON4 after INIT
	Reset condition	POR

## 26.5 FS\_I\_WD\_CFG register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
<b>Write</b>	<b>WD_ERR_LIMIT[1:0]</b>		0	<b>WD_RFR_LIMIT[1:0]</b>		0	<b>WD_FS_IMPACT[1:0]</b>	
<b>Read</b>	<b>WD_ERR_LIMIT[1:0]</b>		RESERVED	<b>WD_RFR_LIMIT[1:0]</b>		RESERVED	<b>WD_FS_IMPACT[1:0]</b>	
<b>Reset</b>	0	1	0	0	0	0	1	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
0	WD_RFR_CNT[2:0]			WD_ERR_CNT[3:0]			
RESERVED	WD_RFR_CNT[2:0]			WD_ERR_CNT[3:0]			
0	0	0	0	0	0	0	0

Table 106. FS\_I\_WD\_CFG register description

<b>WD_ERR_LIMIT[1:0]</b>	Refer to <a href="#">Table 47</a>	
<b>WD_RFR_LIMIT[1:0]</b>	Refer to <a href="#">Table 39</a>	
<b>WD_FS_IMPACT[1:0]</b>	Refer to <a href="#">Table 40</a>	
<b>WD_RFR_CNT[2:0]</b>	Description	Reflect the value of the Watchdog Refresh Counter
	000	0
	001	1
	010	2
	011	3
	100	4
	101	5
	110	6
	111	7
	Reset condition	POR
<b>WD_ERR_CNT[3:0]</b>	Description	Reflect the value of the Watchdog Error Counter
	0000	0
	0001	1
	0010	2
	0011	3
	0100	4
	0101	5
	0110	6
	0111	7
	1000	8
	Reset condition	POR

## 26.6 FS\_I\_SAFE\_INPUTS register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	FCCU_CFG[1:0]		0	FCCU12_FLT_POL	FCCU1_FLT_POL	FCCU2_FLT_POL	0	FCCU12_FS_IMPACT

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Read	FCCU_CFG[1:0]		RESERVED	FCCU12_FLT_POL	FCCU1_FLT_POL	FCCU2_FLT_POL	RESERVED	FCCU12_FS_IMPACT
Reset	0	1	0	0	0	0	0	1

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
FCCU1_FS_IMPACT	FCCU2_FS_IMPACT	0	0	TIMING_WINDOW_STBY[3:0]			
FCCU1_FS_IMPACT	FCCU2_FS_IMPACT	RESERVED	RESERVED	TIMING_WINDOW_STBY[3:0]			
1	1	0	0	1	0	1	0

Table 107. FS\_I\_SAFE\_INPUTS register description

TIMING_WINDOW_STBY[3:0]	Refer to <a href="#">Table 74</a>
FCCU2_FS_IMPACT	Refer to <a href="#">Table 55</a>
FCCU1_FS_IMPACT	Refer to <a href="#">Table 55</a>
FCCU12_FS_IMPACT	Refer to <a href="#">Table 53</a>
FCCU2_FLT_POL	Refer to <a href="#">Table 54</a>
FCCU1_FLT_POL	Refer to <a href="#">Table 54</a>
FCCU12_FLT_POL	Refer to <a href="#">Table 52</a>
FCCU_CFG[1:0]	Refer to <a href="#">Table 51</a>

## 26.7 FS\_I\_FSSM register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	FLT_ERR_CNT_LIMIT[1:0]		0	FLT_ERR_IMPACT[1:0]		0	RSTB_DUR	0
Read	FLT_ERR_CNT_LIMIT[1:0]		RESERVED	FLT_ERR_IMPACT[1:0]		RESERVED	RSTB_DUR	RESERVED
Reset	0	1	0	1	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
BACKUP_SAFETY_PATH	LPCLK_MON_DIS	CLK_MON_DIS	DIS8S	0			
BACKUP_SAFETY_PATH	LPCLK_MON_DIS	CLK_MON_DIS	DIS8S	FLT_ERR_CNT[3:0]			



BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
1	0	0	0	0	0	0	1

Table 108. FS\_I\_FSSM register description

<b>RSTB_DUR</b>	Description	RSTB pulse duration configuration
	0	10 ms
	1	1 ms
	Reset condition	POR
<b>BACKUP_SAFETY_PATH</b>	Description	Assert RSTB in case of a short to high detected on FS0B
	0	RSTB is not asserted
	1	RSTB is asserted
	Reset condition	POR
<b>CLK_MON_DIS</b>	Description	Disable Clock Monitoring
	0	Clock Monitoring enabled
	1	Clock Monitoring disabled
	Reset condition	POR
<b>LPCLK_MON_DIS</b>	Description	Disable Low Power Clock Monitoring
	0	Low Power Clock Monitoring enabled
	1	Low Power Clock Monitoring disabled
	Reset condition	POR
<b>DIS8S</b>	Description	Disable 8S timer
	0	RSTB low 8s counter enabled
	1	RSTB low 8s counter disabled
	Reset condition	POR
<b>FLT_ERR_CNT[3:0]</b>	Description	Reflect the value of the Fault Error Counter
	0000	0
	0001	1
	0010	2
	0011	3
	0100	4
	0101	5
	0110	6
	0111	7
	1000	8
	1001	9
	1010	10
1011	11	

Table 108. FS\_I\_FSSM register description...continued

	1100	12
	Reset condition	POR
<b>FLT_ERR_IMPACT[1:0]</b>	Refer to <b>Table 55</b>	
<b>FLT_ERR_CNT_LIMIT[1:0]</b>	Refer to <b>Table 54</b>	

### 26.8 FS\_I\_SVS register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
<b>Write</b>	<b>SVS_OFFSET[5:0]</b>						<b>SVS_OFFSET_SIGN</b>	0
<b>Read</b>	<b>SVS_OFFSET[5:0]</b>						<b>SVS_OFFSET_SIGN</b>	RESERVED
<b>Reset</b>	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
0	0	0	0	0	0	0	0
RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
0	0	0	0	0	0	0	0

Table 109. FS\_I\_SVS register description

SVS_OFFSET[5:0]	Description	Static Voltage Scaling offset (mV)
	0000000	
0000001		6.25
0000010		12.50
0000011		18.75
0000100		25
0000101		31.25
0000110		37.5
0000111		43.75
0001000		50
0001001		56.25
0001010		62.5
0001011		68.75
0001100		75
0001101		81.25

**Table 109. FS\_I\_SVS register description...continued**

	0001110	87.5
	0001111	93.75
	0010000	100
	0010001	106.25
	0010010	112.5
	0010011	118.75
	0010100	125
	0010101	131.25
	0010110	137.5
	0010111	143.75
	0011000	150
	0011001	156.25
	0011010	162.5
	0011011	168.75
	0011100	175
	0011101	181.25
	0011110	187.5
	0011111	193.75
	0100000	200
	0100001	206.25
	0100010	212.5
	0100011	218.75
	0100100	225
	0100101	231.25
	0100110	237.5
	0100111	243.75
	0101000	250
	0101001	256.25
	0101010	262.5
	0101011	268.75
	0101100	275
	0101101	281.25
	0101110	287.5
	0101111	293.75
	0110000	300
	0110001	306.25
	0110010	312.5

Table 109. FS\_I\_SVS register description...continued

	0110011	318.75
	0110100	325
	0110101	331.25
	0110110	337.5
	0110111	343.75
	0111000	350
	0111001	356.25
	0111010	362.5
	0111011	368.75
	0111100	375
	0111101	381.25
	0111110	387.5
	0111111	393.75
	Reset condition	POR
<b>SVS_OFFSET_SIGN</b>	Description	SVS offset negative or positive
	0	Negative offset
	1	Positive offset
	Reset condition	POR

## 26.9 FS\_WD\_WINDOW register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
<b>Write</b>	WD_WINDOW[3:0]				0	WDW_DC[2:0]		
<b>Read</b>	WD_WINDOW[3:0]				RESERVED	WDW_DC[2:0]		
<b>Reset</b>	0	0	1	1	0	0	1	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
0	0	0	0	WDW_RECOVERY[3:0]			
RESERVED	RESERVED	RESERVED	RESERVED	WDW_RECOVERY[3:0]			
0	0	0	0	1	0	1	1

Table 110. FS\_WD\_WINDOW register description

<b>WD_WINDOW[3:0]</b>	Refer to <a href="#">Table 45</a>
<b>WDW_DC[2:0]</b>	Refer to <a href="#">Table 46</a>
<b>WDW_RECOVERY[3:0]</b>	Refer to <a href="#">Table 50</a>

26.10 FS\_WD\_SEED register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	WD_SEED[15:0]							
Read	WD_SEED[15:0]							
Reset	0	1	0	1	1	0	1	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
WD_SEED[15:0]							
WD_SEED[15:0]							
1	0	1	1	1	0	1	0

Table 111. FS\_WD\_SEED register description

WD_SEED [15:0]	Description	Watchdog LFSR value
	0...	0x5AB2 default value at startup
	...1	
	Reset condition	POR

26.11 FS\_WD\_ANSWER register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	WD_ANSWER[15:0]							
Read	WD_ANSWER[15:0]							
Reset	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
WD_ANSWER[15:0]							
WD_ANSWER[15:0]							
0	0	0	0	0	0	0	0

Table 112. FS\_WD\_ANSWER register description

WD_ANSWER [15:0]	Description	Watchdog answer value from the MCU
	0...	Challenger WD Answer = $(NOT(((LFSR \times 4)+6)-4))/4$ (refer to <a href="#">Section 22.4.2 "Challenger watchdog"</a> )
	...1	

Table 112. FS\_WD\_ANSWER register description...continued

	Reset condition	POR
--	-----------------	-----

### 26.12 FS\_OVUVREG\_STATUS register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	VCORE MON_OV	VCORE MON_UV	VDDIO_OV	VDDIO_UV	VMON4_ OV	VMON4_UV	VMON3_ OV	VMON3_UV
Read	VCORE MON_OV	VCORE MON_UV	VDDIO_OV	VDDIO_UV	VMON4_ OV	VMON4_UV	VMON3_ OV	VMON3_UV
Reset	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
VMON2_OV	VMON2_UV	VMON1_OV	VMON1_UV	HVLDO_ VMON_OV	HVLDO_ VMON_UV	FS_ DIGREF_OV	FS_OSC_ DRIFT
VMON2_OV	VMON2_UV	VMON1_OV	VMON1_UV	HVLDO_ VMON_OV	HVLDO_ VMON_UV	FS_ DIGREF_OV	FS_OSC_ DRIFT
0	0	0	0	0	0	0	0

Table 113. FS\_OVUVREG\_STATUS register description

<b>VCOREMON_OV</b>	Description	Overvoltage Monitoring on VCOREMON
	0	No Overvoltage
	1	Overvoltage Reported on VCOREMON
	Reset condition	POR / Clear on Write (write '1')
<b>VCOREMON_UV</b>	Description	Undervoltage Monitoring on VCOREMON
	0	No Undervoltage
	1	Undervoltage Reported on VCOREMON
	Reset condition	POR / Clear on Write (write '1')
<b>VDDIO_OV</b>	Description	Overvoltage Monitoring on VDDIO
	0	No Overvoltage
	1	Overvoltage Reported on VDDIO
	Reset condition	POR / Clear on Write (write '1')
<b>VDDIO_UV</b>	Description	Undervoltage Monitoring on VDDIO
	0	No Undervoltage
	1	Undervoltage Reported on VDDIO
	Reset condition	POR / Clear on Write (write '1')
<b>VMON4_OV</b>	Description	Overvoltage Monitoring on VMON4
	0	No Overvoltage

**Table 113. FS\_OVUVREG\_STATUS register description...continued**

	1	Overvoltage Reported on VMON4
	Reset condition	POR / Clear on Write (write '1')
<b>VMON4_UV</b>	Description	Undervoltage Monitoring on VMON4
	0	No Undervoltage
	1	Undervoltage Reported on VMON4
	Reset condition	POR / Clear on Write (write '1')
<b>VMON3_OV</b>	Description	Overvoltage Monitoring on VMON3
	0	No Overvoltage
	1	Overvoltage Reported on VMON3
	Reset condition	POR / Clear on Write (write '1')
<b>VMON3_UV</b>	Description	Undervoltage Monitoring on VMON3
	0	No Undervoltage
	1	Undervoltage Reported on VMON3
	Reset condition	POR / Clear on Write (write '1')
<b>VMON2_OV</b>	Description	Overvoltage Monitoring on VMON2
	0	No Overvoltage
	1	Overvoltage Reported on VMON2
	Reset condition	POR / Clear on Write (write '1')
<b>VMON2_UV</b>	Description	Undervoltage Monitoring on VMON2
	0	No Undervoltage
	1	Undervoltage Reported on VMON2
	Reset condition	POR / Clear on Write (write '1')
<b>VMON1_OV</b>	Description	Overvoltage Monitoring on VMON1
	0	No Overvoltage
	1	Overvoltage Reported on VMON1
	Reset condition	POR / Clear on Write (write '1')
<b>VMON1_UV</b>	Description	Undervoltage Monitoring on VMON1
	0	No Undervoltage
	1	Undervoltage Reported on VMON1
	Reset condition	POR / Clear on Write (write '1')
<b>HVLDO_VMON_OV</b>	Description	Overvoltage Monitoring on HVLDO
	0	No Overvoltage
	1	Overvoltage Reported on HVLDO VMON
	Reset condition	POR / Clear on Write (write '1')
<b>HVLDO_VMON_UV</b>	Description	Undervoltage Monitoring on HVLDO
	0	No Undervoltage
	1	Undervoltage Reported on HVLDO VMON

Table 113. FS\_OVUVREG\_STATUS register description...continued

	Reset condition	POR / Clear on Write (write '1')
FS_DIG_REF_OV	Description	Overvoltage of the Internal Digital Fail Safe reference voltage
	0	No overvoltage
	1	Overvoltage reported of the internal digital fail safe reference voltage
	Reset condition	POR / Clear on Write (write '1')
FS_OSC_DRIFT	Description	Drift of the Fail Safe OSC
	0	No Drift
	1	Oscillator Drift
	Reset condition	POR / Clear on Write (write '1')

### 26.13 FS\_RELEASE\_FS0B register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	FS_RELEASE_FS0B[15:0]							
Read	FS_RELEASE_FS0B[15:0]							
Reset	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
FS_RELEASE_FS0B[15:0]							
FS_RELEASE_FS0B[15:0]							
0	0	0	0	0	0	0	0

Table 114. FS\_RELEASE\_FS0B register description

RELEASE_FS0B [15:0]	Description	Secure 16bits word to release FS0B
	0...	Depend on WD_SEED value and calculation
	...1	
	Reset condition	POR

### 26.14 FS\_SAFE\_IOS register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	PGOOD_DIAG	PGOOD_EVENT	0	EXT_RSTB	0	0	RSTB_EVENT	RSTB_DIAG
Read	PGOOD_DIAG	PGOOD_EVENT	PGOOD_SNS	EXT_RSTB	RSTB_DRV	RSTB_SNS	RSTB_EVENT	RSTB_DIAG
Reset	0	0	0	0	0	0	0	0



BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
RSTB_REQ	0	0	FS0B_DIAG	FS0B_REQ	GO_TO_INITFS	STBY_REQ	0
Reserved	FS0B_DRV	FS0B_SNS	FS0B_DIAG	Reserved	Reserved	Reserved	RESERVED
0	0	0	0	0	0	0	0

Table 115. FS\_SAFE\_IOS register description

<b>FS0B_REQ</b>	Description	Request assertion of FS0B
	0	No Assertion
	1	FS0B Assertion
	Reset condition	POR
<b>FS0B_DIAG</b>	Description	Report a Failure on FS0B
	0	No Failure
	1	Short Circuit High
	Reset condition	POR / Clear on Write (write '1')
<b>FS0B_SNS</b>	Description	Sense of FS0B pad
	0	FS0B pad sensed low
	1	FS0B pad sensed high
	Reset condition	Real time information
<b>FS0B_DRV</b>	Description	FS0B driver – digital command
	0	FS0B driver command sensed low
	1	FS0B driver command sensed high
	Reset condition	Real time information
<b>RSTB_REQ</b>	Description	Request assertion of RSTB (Pulse)
	0	No Assertion
	1	RSTB Assertion (Pulse)
	Reset condition	POR
<b>EXT_RSTB</b>	Description	Report an External RESET
	0	No External RESET
	1	External RESET
	Reset condition	POR / Clear on Write (write '1')
<b>RSTB_DIAG</b>	Description	Report a RSTB Short to High
	0	No Failure
	1	Short Circuit High
	Reset condition	POR / Clear on Write (write '1')
<b>RSTB_EVENT</b>	Description	Report a RSTB event
	0	No RESET
	1	RESET occurred

Table 115. FS\_SAFE\_IOS register description...continued

	Reset condition	POR / Clear on Write (write '1')
<b>RSTB_SNS</b>	Description	Sense of RSTB pad
	0	RSTB pad sensed low
	1	RSTB pad sensed high
	Reset condition	Real time information
<b>RSTB_DRV</b>	Description	RSTB driver – digital command
	0	RSTB driver command sensed low
	1	RSTB driver command sensed high
	Reset condition	Real time information
<b>PGOOD_DIAG</b>	Description	Report a PGOOD Short to High
	0	No Failure
	1	Short-Circuit HIGH
	Reset condition	POR / Clear on Write (write '1')
<b>PGOOD_EVENT</b>	Description	Report a Power GOOD event
	0	No Power GOOD
	1	Power Good event occurred
	Reset condition	POR / Clear on Write (write '1')
<b>PGOOD_SNS</b>	Description	Sense of PGOOD pad
	0	PGOOD pad sensed low
	1	PGOOD pad sensed high
	Reset condition	Real time information
<b>STBY_REQ</b>	Description	Standby request from the MCU
	0	No Standby request
	1	Standby request from the MCU
	Reset condition	0
<b>GOTO_INITFS</b>	Description	Go back to INIT Fail Safe request
	0	No action
	1	Go back to INIT_FS
	Reset condition	POR

## 26.15 FS\_DIAG\_SAFETY register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	FCCU12	FCCU1	FCCU2	BAD_WD_DATA	BAD_WD_TIMING	0	0	LPCLK_FREQ2HIGH
Read	FCCU12	FCCU1	FCCU2	BAD_WD_DATA	BAD_WD_TIMING	ABIST1_OK	ABIST2_OK	LPCLK_FREQ2HIGH

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Reset	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
LPCLK_FREQ2LOW	I2C_FS_CRC	I2C_FS_REQ	0	0	0	0	0
LPCLK_FREQ2LOW	I2C_FS_CRC	I2C_FS_REQ	LBIST_BYPASSED	LBIST_DONE	LBIST_PASS	RESERVED	RESERVED
0	0	0	0	0	0	0	0

Table 116. FS\_DIAG\_SAFETY register description

<b>FCCU12</b>	Description	Report an error in the FCCU12 input
	0	No error
	1	Error detected
	Reset condition	POR / Clear on Write (write '1')
<b>FCCU1</b>	Description	Report an error in the FCCU1 input
	0	No error
	1	Error detected
	Reset condition	POR / Clear on Write (write '1')
<b>FCCU2</b>	Description	Report an error in the FCCU2 input
	0	No error
	1	Error detected
	Reset condition	POR / Clear on Write (write '1')
<b>BAD_WD_DATA</b>	Description	WD Refresh status - Data
	0	Good WD Refresh
	1	Bad WD refresh, error in the DATA
	Reset condition	POR / Clear on Write (write '1')
<b>BAD_WD_TIMING</b>	Description	WD refresh status - Timing
	0	Good WD Refresh
	1	Bad WD refresh, wrong window or in timeout
	Reset condition	POR / Clear on Write (write '1')
<b>ABIST1_OK</b>	Description	Diagnostic of Analog BIST1
	0	ABIST1 FAIL
	1	ABIST1 PASS
	Reset condition	Real time information
<b>ABIST2_OK</b>	Description	Diagnostic of Analog BIST2
	0	ABIST2 FAIL or NOT EXECUTED

Table 116. FS\_DIAG\_SAFETY register description...continued

	1	ABIST2 PASS
	Reset condition	Real time information
LPCLK_FREQ2HIGH	Description	Report an error in the Low Power Clock Frequency
	0	No error
	1	Error detected, Frequency too high
	Reset condition	POR / Clear on Write (write '1')
LPCLK_FREQ2LOW	Description	Report an error in the Low Power Clock Frequency
	0	No error
	1	Error detected, Frequency too low
	Reset condition	POR / Clear on Write (write '1')
I2C_FS_CRC	Description	Fail Safe I2C communication CRC issue
	0	No error
	1	Error detected in the CRC
	Reset condition	POR / Clear on Write (write '1')
I2C_FS_REQ	Description	Invalid Fail Safe I2C access (Wrong Write or Read, Write to INIT registers in normal mode, wrong address)
	0	No error
	1	I2C Violation
	Reset condition	POR / Clear on Write (write '1')
LBIST_BYPASSED	Description	Diagnostic of Logical BIST
	0	LBIST not bypassed
	1	LBIST bypassed
	Reset condition	Real time information
LBIST_DONE	Description	Diagnostic of Logical BIST
	0	LBIST did not run
	1	LBIST ran
	Reset condition	Real time information
LBIST_PASS	Description	Diagnostic of Logical BIST
	0	LBIST FAIL or did not run
	1	LBIST PASS
	Reset condition	Real time information

**26.16 FS\_INTB\_MASK register**

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	0	0	0	0	0	0	INT_INH_VMON4_OV_UV	INT_INH_VMON3_OV_UV

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Read	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	INT_INH_VMON4_OV_UV	INT_INH_VMON3_OV_UV
Reset	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
INT_INH_VMON2_OV_UV	INT_INH_VMON1_OV_UV	INT_INH_VDDIO_OV_UV	INT_INH_VCOREMON_OV_UV	INT_INH_BAD_WD_REFRESH	INT_INH_HVLDO_VMON_OV_UV	INT_INH_FCCU2	INT_INH_FCCU1
0	0	0	0	0	0	0	0

Table 117. FS\_INTB\_MASK register description

INT_INH_FCCU1	Description	Inhibit INTERRUPT on FCCU1 event
	0	Interruption NOT MASKED
	1	Interruption MASKED
	Reset condition	POR
INT_INH_FCCU2	Description	Inhibit INTERRUPT on FCCU2 event
	0	Interruption NOT MASKED
	1	Interruption MASKED
	Reset condition	POR
INT_INH_HVLDO_VMON_OV_UV	Description	Inhibit INTERRUPT on HVLDO VMON OV and UV event
	0	Interruption NOT MASKED
	1	Interruption MASKED
	Reset condition	POR
INT_INH_BAD_WD_REFRESH	Description	Inhibit INTERRUPT on bad WD refresh event
	0	Interruption NOT MASKED
	1	Interruption MASKED
	Reset condition	POR
INT_INH_VCOREMON_OV_UV	Description	Inhibit INTERRUPT on VCOREMON OV and UV event
	0	Interruption NOT MASKED
	1	Interruption MASKED
	Reset condition	POR
INT_INH_VDDIO_OV_UV	Description	Inhibit INTERRUPT on VDDIO OV and UV event

Table 117. FS\_INTB\_MASK register description...continued

	0	Interruption NOT MASKED
	1	Interruption MASKED
	Reset condition	POR
INT_INH_VMON1_OV_UV	Description	Inhibit INTERRUPT on VMON1 OV and UV event
	0	Interruption NOT MASKED
	1	Interruption MASKED
	Reset condition	POR
INT_INH_VMON2_OV_UV	Description	Inhibit INTERRUPT on VMON2 OV and UV event
	0	Interruption NOT MASKED
	1	Interruption MASKED
	Reset condition	POR
INT_INH_VMON3_OV_UV	Description	Inhibit INTERRUPT on VMON3 OV and UV event
	0	Interruption NOT MASKED
	1	Interruption MASKED
	Reset condition	POR
INT_INH_VMON4_OV_UV	Description	Inhibit INTERRUPT on VMON4 OV and UV event
	0	Interruption NOT MASKED
	1	Interruption MASKED
	Reset condition	POR

26.17 FS\_STATES register

Return to [Register Map](#)

Bits	BIT23	BIT22	BIT21	BIT20	BIT19	BIT18	BIT17	BIT16
Write	0	DBG_EXIT	0	0	OTP_CORRUPT	0	REG_CORRUPT	0
Read	RESERVED	Reserved	DBG_MODE	RESERVED	OTP_CORRUPT	RESERVED	REG_CORRUPT	RESERVED
Reset	0	0	0	0	0	0	0	0

BIT15	BIT14	BIT13	BIT12	BIT11	BIT10	BIT9	BIT8
0	0	0	0				
RESERVED	RESERVED	RESERVED	FSM_STATES[4:0]				
0	0	0	0	0	0	0	0

**Table 118. FS\_STATES register description**

<b>DBG_EXIT</b>	Description	Leave DEBUG mode
	0	No action
	1	Leave DEBUG mode
	Reset condition	POR
<b>DBG_MODE</b>	Description	DEBUG mode status
	0	NOT in DEBUG mode
	1	In DEBUG mode
	Reset condition	Real time information
<b>OTP_CORRUPT</b>	Description	OTP bits corruption detection (5ms cyclic check)
	0	No error
	1	OTP CRC error detected
	Reset condition	POR / Clear on Write (write '1')
<b>REG_CORRUPT</b>	Description	INIT register corruption detection (real time comparison)
	0	No error
	1	INIT register content error detected (mismatch between FS_I_Register / FS_I_NOT_Register)
	Reset condition	POR / Clear on Write (write '1')
<b>FSM_STATE[4:0]</b>	Description	Report Fail-safe state machine current state
	00110	INIT_FS
	00111	WAIT_ABIST2
	01000	ABIST2
	01001	ASSERT_FS0B
	01010	NORMAL_FS
	Reset condition	Real time information

## 27 OTP Bits Configuration

### 27.1 Main OTP map overview

**Table 119. Main OTP map overview**

Addr.	Register Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
18	CFG_VPRE_1_OTP	0	0	VPREV_OTP[5:0]					
19	CFG_VPRE_2_OTP	VPREDIS_OTP	VPREV_STBY_EN_OTP	VPRESC_OTP[5:0]					
1A	CFG_VPRE_3_OTP	VPREILIM_OTP[1:0]		VPRETOFF_OTP[1:0]	VPRESRLS_OTP[1:0]	VPRESRHS_OTP[1:0]			

Table 119. Main OTP map overview...continued

Addr.	Register Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
1B	CFG_BOOST_1_OTP	0	PSYNC_PGOOD_EXT_OTP	EXT_STBY_DISCH_OTP	VBOS_VBOOST_OTP	VBSTV_OTP[3:0]				
1C	CFG_BOOST_2_OTP	BOOSTEN_OTP	VBSTTONTIME_OTP[1:0]		VBSTSC_OTP[4:0]					
1D	CFG_BOOST_3_OTP	VBSTRCOMP_OTP[1:0]		VBSTCCOMP_OTP[1:0]		VBSTILIM_OTP[1:0]		VBSTSR_OTP[1:0]		
1E	CFG_BUCK1_1_OTP	BUCK1V_OTP[7:0]								
1F	CFG_BUCK1_2_OTP	PSYNC_PWRDWN_EN_OTP	PWRON2_GATE_EN_OTP	STBY_PGOOD_DLY_OTP	BUCK1_LSELECT_OTP[1:0]		BUCK1_ILIM_OTP[1:0]		VB12MUL_TIPH_OTP	
20	CFG_BUCK2_1_OTP	BUCK2V_OTP[7:0]								
21	CFG_BUCK2_2_OTP	AMUX_FOUT	BUCK2_LSELECT_OTP[1:0]		BUCK2EN_OTP	BUCK2_ILIM_OTP[1:0]		BUCK3_RC_OTP	BUCK3_GM_OTP	
22	CFG_BUCK3_1_OTP	BUCK3EN_OTP	BUCK3_LSELECT_OTP[1:0]		BUCK3V_OTP[4:0]					
23	CFG_BUCK3_2_OTP	BUCK2_COMP_OTP[2:0]			BUCK1_COMP_OTP[2:0]			BUCK3_ILIM_OTP[1:0]		
24	CFG_LDO_ALL1_OTP	LDO3V_OTP[3:0]				HVLDOEN_OTP	LDO3EN_OTP	LDO2EN_OTP	LDO1EN_OTP	
25	CFG_LDO_ALL2_OTP	LDO2V_OTP[3:0]				LDO1ILIM_OTP	LDO1V_OTP[2:0]			
26	CFG_SEQ_1_OTP	LDO3_LS_OTP	LDO2_LS_OTP	BUCK3S_OTP[2:0]			BUCK2S_OTP[2:0]			
27	CFG_SEQ_2_OTP	HVLDOV_OTP[1:0]		BUCK1S_OTP[2:0]			LDO3S_OTP[2:0]			
28	CFG_SEQ_3_OTP	SLOT_WIDTH_OTP[1:0]		LDO2S_OTP[2:0]			LDO1S_OTP[2:0]			
29	CFG_SEQ_4_OTP	HVLDO_TRANS_MODE_OTP	HVLDO_SLOT_EN_OTP	HVLDOS_OTP[2:0]			BOOSTS_OTP[2:0]			



Table 119. Main OTP map overview...continued

Addr.	Register Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
2A	CFG_CLOCK_1_OTP	VPRE_PFM_TON_OTP[1:0]		VPRE_PH_OTP[2:0]		CLK_DIV2_OTP[2:0]			
2B	CFG_CLOCK_2_OTP	VPRE_AUTO_ON_OTP	VPRE_SSRAMP_OTP	BUCK1_PH_OTP[2:0]		VBST_PH_OTP[2:0]			
2C	CFG_CLOCK_3_OTP	DSM_EN_OTP	AUTORETRY_TIMEOUT_OTP	BUCK3_PH_OTP[2:0]		BUCK2_PH_OTP[2:0]			
2D	CFG_CLOCK_4_OTP	BUCK3_CLK_SEL_OTP	BUCK2_CLK_SEL_OTP	BUCK1_CLK_SEL_OTP	VBST_CLK_SEL_OTP	VPRE_CLK_SEL_OTP	PLL_SEL_OTP	CLK_DIV1_OTP[1:0]	
2E	CFG_SM_1_OTP	BOOST_TSDCFG_OTP	BUCK1_TSDCFG_OTP	BUCK2_TSDCFG_OTP	BUCK3_TSDCFG_OTP	LDO1_TSDCFG_OTP	LDO2_TSDCFG_OTP	LDO3_TSDCFG_OTP	HVLDO_TSDCFG_OTP
2F	CFG_SM_2_OTP	DIE_CENTER_TEMP_OTP[2:0]			VPRE_OFF_DLY_OTP	AUTO_RETRY_INFINITE_OTP	AUTO_RETRY_EN_OTP	PSYNC_CFG_OTP	PSYNC_EN_OTP
30	CFG_I2C_OTP	VDDIO_REG_ASSIGN_OTP[2:0]			I2CDEVADDR_OTP[3:0]				VSUPCFG_OTP
31	CFG_DEVID_OTP	STBY_PGOOD_EN_OTP	STBY_POLARITY_OTP	STBY_DISCH_OTP	STBY_TIMER_EN_OTP	DEVICEID_OTP[3:0]			
32	CFG_SSRAMP_OTP	VPRESHRH_MSB_OTP[1:0]		VPRE_TON_MIN_OTP[1:0]		BUCK3_RAMP_OTP[1:0]		BUCK12DVS_RAMP_OTP[1:0]	

## 27.2 Main OTP map description

Table 120. Main OTP map description

Address	Register	Bit	Symbol	Value	Description
18	CFG_VPRE_1_OTP	5 to 0	VPREV_OTP[5:0]		VPRE output voltage
				001111	3.3 V
				010000	3.4 V
				010001	3.5 V
				010011	3.7 V
				010110	4 V
				011011	4.5 V
				100000	5 V
				100001	5.1 V
100010	5.2 V				

Table 120. Main OTP map description...continued

Address	Register	Bit	Symbol	Value	Description
19	CFG_VPRE_2_OTP	7	VPREDIS_OTP		Disable VPRE when 2 VR5510 are used
				0	VPRE enable
				1	VPRE disable
		6	VPREV_STBY_EN_OTP		Enable 3 V for VPRE in standby mode
				0	Disabled
				1	Enabled
		5 to 0	VPRESC_OTP[5:0]		VPRE slope compensation
				000100	<b>41.4 mV/μs (default value for 3.3 V/455 kHz)</b>
				0010000	<b>82.5 mV/μs (default value for 5 V/455 kHz)</b>
				001101	<b>134.3 mV/μs (default value for 3.3 V/2.2 MHz)</b>
		100000	<b>504 mV/μs (default value for 5 V/2.2 MHz)</b>		
1A	CFG_VPRE_3_OTP	7 to 6	VPREILIM_OTP[1:0]		VPRE current limitation threshold
				00	50 mV
				01	80 mV
				10	120 mV
				11	150 mV
		5 to 4	VPRETOFF_OTP[1:0]		VPRE minimum OFF time
				00	80 ns
				01	Reserved
				10	Reserved
				11	Reserved
		3 to 2	VPRESRLS_OTP[1:0]		VPRE Low Side slew rate control
				00	PU/PD/130 mA
				01	PU/PD/260 mA
				10	PU/PD/520 mA
				11	<b>PU/PD/900 mA (default value)</b>
		1 to 0	VPRESRHS_OTP[1:0]		VPRE High Side pull down slew rate control
10	<b>PD/520 mA (455 kHz default value)</b>				
11	<b>PD/900 mA (2.2 MHz default value)</b>				
1B	CFG_BOOST_1_OTP	6	PSYNC_PGOOD_EXT_OTP	0	Disabled
				1	Enabled
		5	EXT_STBY_DISCH_OTP	0	Disabled

Table 120. Main OTP map description...continued

Address	Register	Bit	Symbol	Value	Description
				1	Enabled, setting based on STBY_DISCH_OTP
		4	VBOS_VBOOST_OTP		Enable BOS to VBOOST path
				0	Enabled
				1	Disabled (when BOOST not populated)
		3 to 0	VBSTV_OTP[3:0]		BOOST output voltage
				0000	4.5 V
				0110	5 V
				0111	5.09 V
				1000	5.19 V
				1010	5.4 V
				1101	5.74 V
				1111	6 V
1C	CFG_BOOST_2_OTP	7	BOOSTEN_OTP		Enable/Disable BOOST regulator
				0	Disabled
				1	Enabled
		6 to 5	VBSTTONTIME_OTP[1:0]		BOOST minimum ON time
				00	<b>60 ns (default value)</b>
				01	50 ns
				10	70 ns
				11	80 ns
		4 to 0	VBSTSC_OTP[4:0]		BOOST slope compensation
				00110	160 mV/μs
				01100	125 mV/μs
				01110	79 mV/μs
				01111	<b>67 mV/μs (default value)</b>
1D	CFG_BOOST_3_OTP	7 to 6	VBSTRCOMP_OTP[1:0]		BOOST compensation network resistor Rcomp
				00	750 kΩ
				01	500 kΩ
				10	1000 kΩ
				11	<b>250 kΩ (default)</b>
		5 to 4	VBSTCCOMP_OTP[1:0]		BOOST compensation network resistor Ccomp
				00	<b>125 pF (default)</b>
				01	75 pF
				10	175 pF

Table 120. Main OTP map description...continued

Address	Register	Bit	Symbol	Value	Description
		3 to 2	VBSTILIM_OTP[1:0]	11	125 pF
				01	1.5 A
				10	2.25 A
		1 to 0	VBSTSR_OTP[1:0]		BOOST Low Side slew rate
				01	Reserved
				10	Reserved
				11	<b>500 V/μs (default value)</b>
1E	CFG_BUCK1_1_OTP	7 to 0	BUCK1V_OTP[7:0]		BUCK1 output voltage
				00000000	0.4 V
				01000000	...to (6.25 mV step) 0.8 V
				10110000	1.5 V
				10110001	1.8 V
1F	CFG_BUCK1_2_OTP	7	PSYNC_PWRDWN_EN_OTP		Use PSYNC pin to power down
				0	Disabled
				1	Enabled
		6	PWRON2_GATE_EN_OTP		Use PWRON2 for power up and down
				0	PWRON2 not used for power up/down
				1	PWRON2 used for power up/down
		5	STBY_PGOOD_DLY_OTP		Delay to release the STBY_PGOOD pin
				0	400 μs for HVLDO = 3.3 V
				1	300 μs for HVLDO = 0.8 V
		4 to 3	BUCK1_LSELECT_OTP[1:0]		BUCK1 inductor selection
				00	1 μH
				01	Reserved
				10	Reserved
		2 to 1	BUCK1_ILIM_OTP[1:0]		BUCK1 current limitation
				10	2.4 A
				11	3.6 A
		0	VB12MULTIPH_OTP		BUCK1/2 Multiphase operation
0	Disabled				
1	Enabled				
20	CFG_BUCK2_1_OTP	7 to 0	BUCK2V_OTP[7:0]		BUCK2 output voltage
				00000000	0.4 V
				01000000	...to (6.25 mV step) 0.8 V
				10110000	1.5 V

Table 120. Main OTP map description...continued

Address	Register	Bit	Symbol	Value	Description
				10110001	1.8 V
21	CFG_BUCK2_2_OTP	7	AMUX_FOUT		Select AMUX or FOUT
				0	AMUX
				1	FOUT
		6 to 5	BUCK2_LSELECT_OTP[1:0]		BUCK2 inductor selection
				00	1 $\mu$ H
				01	Reserved
				10	Reserved
		4	BUCK2EN_OTP		BUCK2 Enable
				0	Disabled
				1	Enabled
		3 to 2	BUCK2_ILIM_OTP[1:0]		BUCK2 current limitation
				10	2.4 A
				11	3.6 A
		1	BUCK3_RC_OTP		BUCK3 internal feedback loop resistor
				0	<b>56 k<math>\Omega</math> (default value)</b>
				1	106 k $\Omega$
0	BUCK3_GM_OTP		BUCK3 gain margin		
		0	<b>65 GM (default value)</b>		
		1	32.5 GM		
22	CFG_BUCK3_1_OTP	7	BUCK3EN_OTP		BUCK3 Enable
				0	Disabled
				1	Enabled
		6 to 5	BUCK3_LSELECT_OTP[1:0]		BUCK3 inductor selection
				00	1 $\mu$ H
				01	Reserved
				10	Reserved
		4 to 0	BUCK3V_OTP[4:0]		BUCK3 output voltage
				00000	1 V
				00001	1.1 V
				00010	1.2 V
				00011	1.25 V
				00100	1.3 V
00101	1.35 V				
00110	1.5 V				
00111	1.6 V				

Table 120. Main OTP map description...continued

Address	Register	Bit	Symbol	Value	Description
				01000	1.8 V
				01001	1.85 V
				01010	2 V
				01011	2.10 V
				01100	2.15 V
				01101	2.25 V
				01110	2.3 V
				01111	2.4 V
				10000	2.5 V
				10001	2.8 V
				10010	3.15 V
				10011	3.20 V
				10100	3.3 V
				10110	3.35 V
				10111	3.4 V
				11000	3.5 V
				11001	3.8 V
				11010	4 V
				11011	4.1 V
23	CFG_BUCK3_2_OTP	7 to 5	BUCK2_COMP_OTP[2:0]		BUCK2 Compensation Network
				001	16.25 GM
				010	32.5 GM
				011	48.75 GM
				100	<b>65 GM (default value)</b>
				101	81.25 GM
				110	97.5 GM
				111	113.75 GM
		4 to 2	BUCK1_COMP_OTP[2:0]		BUCK1 Compensation Network
				001	16.25 GM
				010	32.5 GM
				011	48.75 GM
				100	<b>65 GM (default value)</b>
				101	81.25 GM
				110	97.5 GM
	1 to 0	BUCK3_ILIM_OTP[1:0]		BUCK3 current limitation	

Table 120. Main OTP map description...continued

Address	Register	Bit	Symbol	Value	Description
				10	2.4 A
				11	3.6 A
24	CFG_LDO_ALL1_OTP	7 to 4	LDO3V_OTP[3:0]		LDO3 output voltage
				0000	1.5 V
				0001	1.6 V
				0010	1.8 V
				0011	1.85 V
				0100	2.15 V
				0101	2.5 V
				0110	2.8 V
				0111	3 V
				1000	3.1 V
				1001	3.15 V
				1010	3.2 V
				1011	3.3 V
				1100	3.35 V
				1101	4 V
				1110	4.9 V
		1111	5 V		
		3	HVLDOEN_OTP		HVLDO Enable
				0	Disabled
				1	Enabled
		2	LDO3EN_OTP		LDO3 Enable
				0	Disabled
				1	Enabled
		1	LDO2EN_OTP		LDO2 Enable
		0	Disabled		
		1	Enabled		
0	LDO1EN_OTP		LDO1 Enable		
		0	Disabled		
		1	Enabled		
25	CFG_LDO_ALL2_OTP	7 to 4	LDO2V_OTP[3:0]		LDO2 output voltage
				0000	1.5 V
				0001	1.6 V
				0010	1.8 V
				0011	1.85 V

Table 120. Main OTP map description...continued

Address	Register	Bit	Symbol	Value	Description
				0100	2.15 V
				0101	2.5 V
				0110	2.8 V
				0111	3 V
				1000	3.1 V
				1001	3.15 V
				1010	3.2 V
				1011	3.3 V
				1100	3.35 V
				1101	4 V
				1110	4.9 V
				1111	5 V
		3	LDO1ILIM_OTP		LDO1 current limitation
				0	400 mA
				1	150 mA
		2 to 0	LDO1V_OTP[2:0]		LDO1 output voltage
				000	1.1 V
				001	1.2 V
				010	1.6 V
				011	1.8 V
				100	2.5 V
				110	3.3 V
				111	5 V
26	CFG_SEQ_1_OTP	7	LDO3_LS_OTP		Enable load switch mode for LDO3
				0	LDO mode
				1	Switch mode
		6	LDO2_LS_OTP		Enable load switch mode for LDO2
				0	LDO mode
				1	Switch mode
		5 to 3	BUCK3S_OTP[2:0]		BUCK3 sequencing slot
				000	Regulator start and stop in slot 0
				001	Regulator start and stop in slot 1
				010	Regulator start and stop in slot 2
				011	Regulator start and stop in slot 3
				100	Regulator start and stop in slot 4
				101	Regulator start and stop in slot 5



Table 120. Main OTP map description...continued

Address	Register	Bit	Symbol	Value	Description
		2 to 0	BUCK2S_OTP[2:0]	110	Regulator start and stop in slot 6
				111	Regulator does not start (enable via I <sup>2</sup> C)
					BUCK2 sequencing slot
				000	Regulator start and stop in slot 0
				001	Regulator start and stop in slot 1
				010	Regulator start and stop in slot 2
				011	Regulator start and stop in slot 3
				100	Regulator start and stop in slot 4
				101	Regulator start and stop in slot 5
				110	Regulator start and stop in slot 6
				111	Regulator does not start (enable via I2C)
				27	CFG_SEQ_2_OTP
00	0.8 V				
10	3.3 V				
5 to 3	BUCK1S_OTP[2:0]		BUCK1 sequencing slot		
		000	Regulator start and stop in slot 0		
		001	Regulator start and stop in slot 1		
		010	Regulator start and stop in slot 2		
		011	Regulator start and stop in slot 3		
		100	Regulator start and stop in slot 4		
		101	Regulator start and stop in slot 5		
		110	Regulator start and stop in slot 6		
		111	Regulator does not start (enable via I <sup>2</sup> C)		
2 to 0	LDO3S_OTP[2:0]		LDO3 sequencing slot		
		000	Regulator start and stop in slot 0		
		001	Regulator start and stop in slot 1		
		010	Regulator start and stop in slot 2		
		011	Regulator start and stop in slot 3		
		100	Regulator start and stop in slot 4		
		101	Regulator start and stop in slot 5		
		110	Regulator start and stop in slot 6		
		111	Regulator does not start (enable via I2C)		
28	CFG_SEQ_3_OTP	7 to 6	SLOT_WIDTH_OTP[1:0]		Timing between slots
				00	250 μs

Table 120. Main OTP map description...continued

Address	Register	Bit	Symbol	Value	Description						
				01	500 $\mu$ s						
				10	1 ms						
				11	2 ms						
		5 to 3	LDO2S_OTP[2:0]				LDO2 sequencing slot				
						000	Regulator start and stop in slot 0				
						001	Regulator start and stop in slot 1				
						010	Regulator start and stop in slot 2				
						011	Regulator start and stop in slot 3				
						100	Regulator start and stop in slot 4				
						101	Regulator start and stop in slot 5				
						110	Regulator start and stop in slot 6				
						111	Regulator does not start (enable via I <sup>2</sup> C)				
						2 to 0	LDO1S_OTP[2:0]				LDO2 sequencing slot
										000	Regulator start and stop in slot 0
		001	Regulator start and stop in slot 1								
		010	Regulator start and stop in slot 2								
		011	Regulator start and stop in slot 3								
		100	Regulator start and stop in slot 4								
		101	Regulator start and stop in slot 5								
		110	Regulator start and stop in slot 6								
29	CFG_SEQ_4_OTP	7	HVLDO_TRANS_MODE_OTP		HVLDO mode during normal/STBY mode						
				0	HVLDO always in LDO mode						
				1	HVLDO in switch mode in normal mode, LDO mode in standby mode						
		6	HVLDO_SLOT_EN_OTP				HVLDO starting sequence				
						0	First supply to start				
		5 to 3	HVLDO_SLOT_OTP[2:0]				HVLDO sequencing slot				
						000	Regulator start and stop in slot 0				
						001	Regulator start and stop in slot 1				
						010	Regulator start and stop in slot 2				
						011	Regulator start and stop in slot 3				
		100	Regulator start and stop in slot 4								
101	Regulator start and stop in slot 5										

Table 120. Main OTP map description...continued

Address	Register	Bit	Symbol	Value	Description		
				110	Regulator start and stop in slot 6		
				111	Regulator does not start (enable via I <sup>2</sup> C)		
		2 to 0	BOOSTS_OTP[2:0]				BOOST sequencing slot
				000	Regulator start and stop in slot 0		
				001	Regulator start and stop in slot 1		
				010	Regulator start and stop in slot 2		
				011	Regulator start and stop in slot 3		
				100	Regulator start and stop in slot 4		
				101	Regulator start and stop in slot 5		
				110	Regulator start and stop in slot 6		
				111	Regulator does not start (enable via I <sup>2</sup> C)		
				2A	CFG_CLOCK_1_OTP	7 to 6	VPRE_PFM_TON_OTP[1:0]
00	Reserved						
01	Reserved						
10	300 ns						
11	<b>550 ns (default value)</b>						
5 to 3	VPRE_PH_OTP[2:0]	VPRE phase selection					
		000	No delay				
		001	delay 1				
		010	delay 2				
		011	delay 3				
		100	delay 4				
		101	delay 5				
2 to 0	CLK_DIV2_OTP[2:0]	Selection of CLK2 frequency					
		000	Reserved				
		001	Reserved				
		100	455 kHz				
2B	CFG_CLOCK_2_OTP	7	VPRE_AUTO_ON_OTP	VPRE automatic startup			
				0	Disabled, startup based on state machine		
				1	<b>Enabled, auto (default value)</b>		
		6	VPRE_SSRAMP_OTP	VPRE Internal Reference soft start ramp			

Table 120. Main OTP map description...continued

Address	Register	Bit	Symbol	Value	Description			
				0	1 mV/μs (VPRE will ramp up in 1 ms for 3.3 V setting)			
				1	2 mV/μs (VPRE will ramp up in 500 μs for 3.3 V setting)			
		5 to 3	BUCK1_PH_OTP[2:0]					BUCK1 phase selection
				000				No delay
				001				delay 1
				010				delay 2
				011				delay 3
				100				delay 4
				101				delay 5
				110				delay 6
				111				delay 7
		2 to 0	VBST_PH_OTP[2:0]					BOOST phase selection
				000				No delay
				001				delay 1
				010				delay 2
				011				delay 3
				100				delay 4
101				delay 5				
110				delay 6				
111				delay 7				
2C	CFG_CLOCK_3_OTP	7	DSM_EN_OTP			Deep Sleep Mode enable		
				0			Disabled	
				1			Enabled	
		6	AUTORETRY_TIMEOUT_OTP				Time between each autoretry	
				0			4 s	
		5 to 3	BUCK3_PH_OTP[2:0]					BUCK3 phase selection
				000				No delay
				001				delay 1
				010				delay 2
				011				delay 3
100				delay 4				
101				delay 5				

Table 120. Main OTP map description...continued

Address	Register	Bit	Symbol	Value	Description	
				110	delay 6	
				111	delay 7	
		2 to 0	BUCK2_PH_OTP[2:0]	BUCK2 phase selection		
				000	No delay	
				001	delay 1	
				010	delay 2	
				011	delay 3	
				100	delay 4	
				101	delay 5	
				110	delay 6	
				111	delay 7	
2D	CFG_CLOCK_4_OTP	7	BUCK3_CLK_SEL_OTP	BUCK1 clock selection		
				0	CLK_DIV1	
				1	Reserved	
		6	BUCK2_CLK_SEL_OTP	BUCK2 clock selection		
				0	CLK_DIV1	
		5	BUCK1_CLK_SEL_OTP	BUCK1 clock selection		
				0	CLK_DIV1	
		4	VBST_CLK_SEL_OTP	VBST clock selection		
				0	CLK_DIV1	
		3	VPRE_CLK_SEL_OTP	VPRE clock selection		
				0	CLK_DIV1	
		1		CLK_DIV2		
				1	CLK_DIV2	
		2	PLL_SEL_OTP	PLL enable		
				0	Disabled	
				1	Enabled	
		1 to 0	CLK_DIV1_OTP[1:0]	Selection of CLK1 frequency		
				10	2.22 MHz	
01	Reserved					
2E	CFG_SM_1_OTP	7	BOOST_TSDCFG_OTP	Boost behavior in case of TSD		
				0	Shutdown	
				1	Shutdown + Deep Fail Safe	
		6	BUCK1_TSDCFG_OTP	BUCK1 behavior in case of TSD		

Table 120. Main OTP map description...continued

Address	Register	Bit	Symbol	Value	Description		
				0	Shutdown		
				1	Shutdown + Deep Fail Safe		
		5	BUCK2_TSDCFG_OTP	BUCK2 behavior in case of TSD			
				0	Shutdown		
						1	Shutdown + Deep Fail Safe
						4	BUCK3_TSDCFG_OTP
		0	Shutdown				
						1	Shutdown + Deep Fail Safe
						3	LDO1_TSDCFG_OTP
		0	Shutdown				
						1	Shutdown + Deep Fail Safe
						2	LDO2_TSDCFG_OTP
		0	Shutdown				
						1	Shutdown + Deep Fail Safe
						1	LDO3_TSDCFG_OTP
		0	Shutdown				
						1	Shutdown + Deep Fail Safe
						0	HVLDO_TSDCFG_OTP
		0	Shutdown				
						1	Shutdown + Deep Fail Safe
2F	CFG_SM_2_OTP					7 to 5	DIE_CENTER_TEMP_OTP[2:0]
		000	75 °C				
		001	95 °C				
		010	105 °C				
		011	120 °C				
		100	135 °C				
		101	150 °C				
4	VPRE_OFF_DLY_OTP	Delay to turn OFF VPRE at power down					
		0	SLOT_WIDTH_OTP[1:0]				
				1	32 ms		
				3	AUTORETRY_INFINITE_OTP	Numbers of auto retry sequence	
0	15 times						
				1	Endless		
				2	AUTORETRY_EN_OTP	Auto retry enable	
0	Disabled						
				1	Enabled		

Table 120. Main OTP map description...continued

Address	Register	Bit	Symbol	Value	Description
		1	PSYNC_CFG_OTP		Synchronization
				0	2 x VR5510
				1	1 x VR5510 + 1 x External PMIC
		0	PSYNC_EN_OTP		Enable PSYNC function
				0	Disabled
				1	Enabled
30	CFG_I2C_OTP	7 to 5	VDDIO_REG_ASSIGN_OTP[2:0]		Regulator assigned to VDDIO
				000	External regulator
				001	VPRE
				010	LDO1
				011	LDO2
				100	BUCK2
				101	BUCK3
				110	LDO3
				111	External regulator
		4 to 1	I2CDEVADDR_OTP[3:0]		VR5510 I <sup>2</sup> C address
				0000	D0
				...	
				1111	D15
		0	VSUPCFG_OTP		VSUP threshold for startup
				0	4.9 V
1	6.2 V				
31	CFG_DEVID_OTP	7	STBY_PGOOD_EN_OTP		Enable STBY_PGOOD function
				0	Disabled
				1	Enabled
		6	STBY_POLARITY_OTP		STBY Polarity selection
				0	High in normal mode / Low in standby mode
			1	Low in normal mode / High in standby mode	
		5	STBY_DISCH_OTP		Threshold selection
				0	75 mV
			1	150 mV	
		4	STBY_TIMER_EN_OTP		STBY timer enable
				0	Disabled
			1	Enabled	
		3 to 0	DEVICEID_OTP[3:0]		Reserved

Table 120. Main OTP map description...continued

Address	Register	Bit	Symbol	Value	Description
32	CFG_ SSRAMP_OTP	7 to 6	VPRESRHS_MSB_OTP[1:0]		VPRE High Side pull up slew rate control
				00	PU/130 mA
				01	PU/260 mA
				10	<b>PU/520 mA (455 kHz default value)</b>
				11	<b>PU/900 mA (2.2 MHz default value)</b>
		5 to 4	VPRE_TON_MIN_OTP[1:0]		Minimum TON in PWM mode
				00	<b>45 ns (455 kHz default value)</b>
				01	65 ns
				10	<b>25 ns (2.2 MHz default value)</b>
				11	45 ns
		3 to 2	BUCK3_RAMP_OTP[1:0]		BUCK3 RAMP selection
				00	10.42 mV/μs (power up/down)
				01	3.47 mV/μs (power up/down)
				10	2.6 mV/μs (power up/down)
				11	2.08 mV/μs (power up/down)
		1 to 0	BUCK12DVS_RAMP_OTP[1:0]		BUCK1/2 DVS RAMP selection
				00	15.6 mV/μs (power up) / 10.4 mV/μs (power down)
				01	7.8 mV/μs (power up) / 5.2 mV/μs (power down)
				10	2.6 mV/μs (power up/down)
				11	2.23 mV/μs (power up/down)

### 27.3 Fail Safe OTP map overview

Table 121. Fail Safe OTP map overview

Addr.	Register Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
0B	CFG_UVOV_1_OTP	VCORE_V_OTP[7:0]							
0C	CFG_UVOV_2_OTP	VDDIOOVTH_OTP[3:0]				VCOREOVTH_OTP[3:0]			
0D	CFG_UVOV_3_OTP	0	VCORE_SVS_FULL_OFFSET_OTP	VCORE_SVS_CLAMP_OTP[5:0]					
0E	CFG_UVOV_4_OTP	VMON2OVTH_OTP[3:0]				VMON1OVTH_OTP[3:0]			



Table 121. Fail Safe OTP map overview...continued

Addr.	Register Name	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
0F	CFG_UVOV_5_OTP	VMON4OVTH_OTP[3:0]			VMON3OVTH_OTP[3:0]				
10	CFG_UVOV_6_OTP	VDDIOUVTH_OTP[3:0]			VCOREUVTH_OTP[3:0]				
11	CFG_UVOV_7_OTP	VMON2UVTH_OTP[3:0]			VMON1UVTH_OTP[3:0]				
12	CFG_UVOV_8_OTP	VMON4UVTH_OTP[3:0]			VMON3UVTH_OTP[3:0]				
13	CFG_UVOV_9_OTP	HVLDO_VMON_UVTH_OTP[3:0]			HVLDO_VMON_OVTH_OTP[3:0]				
14	CFG_PGOOD_OTP	PGOOD_HVLDO_VMON_OTP	RSTB2PGOOD_OTP	PGOOD_VMON4_OTP	PGOOD_VMON3_OTP	PGOOD_VMON2_OTP	PGOOD_VMON1_OTP	PGOOD_VDDIO_OTP	PGOOD_VCORE_OTP
15	CFG_ABIST1_OTP	DIS8S_OTP	ABIST1_HVLDO_VMON_OTP	ABIST1_VMON4_OTP	ABIST1_VMON3_OTP	ABIST1_VMON2_OTP	ABIST1_VMON1_OTP	ABIST1_VDDIO_OTP	ABIST1_VCORE_OTP
16	CFG_ASIL_OTP	0	0	HVLDO_VMON_EN_OTP	0	VMON4_EN_OTP	VMON3_EN_OTP	VMON2_EN_OTP	VMON1_EN_OTP
17	CFG_I2C_OTP	0	VDDIO_VMON_EN_OTP	WDI_POL_OTP	0	I2CDEVID_OTP[3:0]			
18	CFG_1_OTP	HVLDO_V_OTP[1:0]		HVLDO_MODE_OTP	0	FCCU_OR_WDI_OTP	VDDIO_V_OTP	0	0
19	CFG_2_OTP	WD_INIT_TIMEOUT_OTP[1:0]		STBY_WINDOW_EN_OTP	STBY_SAFE_DIS_OTP	STBY_POLARITY_FS_OTP	STBY_EN_OTP	RSTB_DELAY_OTP	0
1A	CFG_DE_GLITCH1_OTP	OV_VMON1_OTP	OV_HVLDO_OTP	UV_VDDIO_OTP[1:0]		OV_VDDIO_OTP	UV_MCU_OTP[1:0]		OV_MCU_OTP
1B	CFG_DE_GLITCH2_OTP	OV_VMON3_OTP	UV_VMON2_OTP[1:0]		OV_VMON2_OTP	UV_VMON1_OTP[1:0]		UV_HVLDO_OTP[1:0]	
1C	CFG_DE_GLITCH3_OTP	0	0	0	UV_VMON4_OTP[1:0]		OV_VMON4_OTP	UV_VMON4_OTP[1:0]	

27.4 Fail Safe OTP map description and S32G default setting

Table 122. Fail Safe OTP map description and S32G default setting

Address	Register	Bit	Symbol	Value	Description		
0B	CFG_UVOV_1_OTP	7 to 0	VCORE_V_OTP[7:0]		BUCK1 output voltage		
				0000 0000	0.4 V		
				0100 0000	...to (6.25 mV step) 0.8 V		
				1011 0000	1.5 V		
				1011 0001	1.8 V		
0C	CFG_UVOV_2_OTP	7 to 4	VDDIOOVTH_OTP[3:0]		VDDIO over-voltage threshold		
				0000	104.5%		
				0001	105%		
				0010	105.5%		
				0011	106%		
				0100	106.5%		
				0101	107%		
				0110	107.5%		
				0111	108%		
				1000	108.5%		
				1001	109%		
				1010	109.5%		
				1011	110%		
				1100	102.5%		
				1101	103%		
				1110	103.5%		
				1111	104%		
						3 to 0	VCOREOVTH_OTP[3:0]
					0000	104.5%	
					0001	105%	
					0010	105.5%	
					0011	106%	
			0100	106.5%			
			0101	107%			
			0110	107.5%			
			0111	108%			
			1000	108.5%			

Table 122. Fail Safe OTP map description and S32G default setting...continued

Address	Register	Bit	Symbol	Value	Description				
				1001	109%				
				1010	109.5%				
				1011	110%				
				1100	102.5%				
				1101	103%				
				1110	103.5%				
				1111	104%				
0D	CFG_UVOV_3_OTP	6	VCORE_SVS_FULL_OFFSET_OTP		Enable full offset range for SVS				
				0	Only negative offset				
				1	Positive or negative offset				
		5 to 0	VCORE_SVS_CLAMP_OTP[5:0]		SVS max steps value available				
				000000	No SVS				
				000001	2 steps available				
				000011	4 steps available				
				000111	8 steps available				
				001111	16 steps available				
				011111	32 steps available				
				111111	64 steps available				
				0E	CFG_UVOV_4_OTP	7 to 4	VMON2OVTH_OTP[3:0]		VMON2 over-voltage threshold
								0000	104.5%
0001	105%								
0010	105.5%								
0011	106%								
0100	106.5%								
0101	107%								
0110	107.5%								
0111	108%								
1000	108.5%								
1001	109%								
1010	109.5%								
1011	110%								
1100	102.5%								
1101	103%								
1110	103.5%								
1111	104%								
		3 to 0	VMON1OVTH_OTP[3:0]		VMON1 over-voltage threshold				

Table 122. Fail Safe OTP map description and S32G default setting...continued

Address	Register	Bit	Symbol	Value	Description
				0000	104.5%
				0001	105%
				0010	105.5%
				0011	106%
				0100	106.5%
				0101	107%
				0110	107.5%
				0111	108%
				1000	108.5%
				1001	109%
				1010	109.5%
				1011	110%
				1100	102.5%
				1101	103%
				1110	103.5%
				1111	104%
0F	CFG_UVOV_5_OTP	7 to 4	VMON4OVTH_OTP[3:0]		VMON4 over-voltage threshold
				0000	104.5%
				0001	105%
				0010	105.5%
				0011	106%
				0100	106.5%
				0101	107%
				0110	107.5%
				0111	108%
				1000	108.5%
				1001	109%
				1010	109.5%
				1011	110%
				1100	102.5%
				1101	103%
				1110	103.5%
				1111	104%
		3 to 0	VMON3OVTH_OTP[3:0]		VMON3 over-voltage threshold
				0000	104.5%
				0001	105%

Table 122. Fail Safe OTP map description and S32G default setting...continued

Address	Register	Bit	Symbol	Value	Description
				0010	105.5%
				0011	106%
				0100	106.5%
				0101	107%
				0110	107.5%
				0111	108%
				1000	108.5%
				1001	109%
				1010	109.5%
				1011	110%
				1100	102.5%
				1101	103%
				1110	103.5%
				1111	104%
10	CFG_UVOV_6_OTP	7 to 4	VDDIOUVTH_OTP[3:0]		VDDIO under-voltage threshold
				0000	95.5%
				0001	95%
				0010	94.5%
				0011	94%
				0100	93.5%
				0101	93%
				0110	92.5%
				0111	92%
				1000	91.5%
				1001	91%
				1010	90.5%
				1011	90%
				1100	97.5%
				1101	97%
				1110	96.5%
				1111	96%
		3 to 0	VCOREUVTH_OTP[3:0]		VCOREMON under-voltage threshold
				0000	95.5%
				0001	95%
				0010	94.5%
				0011	94%

Table 122. Fail Safe OTP map description and S32G default setting...continued

Address	Register	Bit	Symbol	Value	Description
				0100	93.5%
				0101	93%
				0110	92.5%
				0111	92%
				1000	91.5%
				1001	91%
				1010	90.5%
				1011	90%
				1100	97.5%
				1101	97%
				1110	96.5%
				1111	96%
11	CFG_UVOV_7_OTP	7 to 4	VMON2UVTH_OTP[3:0]		VMON2 under-voltage threshold
				0000	95.5%
				0001	95%
				0010	94.5%
				0011	94%
				0100	93.5%
				0101	93%
				0110	92.5%
				0111	92%
				1000	91.5%
				1001	91%
				1010	90.5%
				1011	90%
				1100	97.5%
				1101	97%
				1110	96.5%
				1111	96%
		3 to 0	VMON1UVTH_OTP[3:0]		VMON1 under-voltage threshold
				0000	95.5%
				0001	95%
				0010	94.5%
				0011	94%
				0100	93.5%
				0101	93%

Table 122. Fail Safe OTP map description and S32G default setting...continued

Address	Register	Bit	Symbol	Value	Description
				0110	92.5%
				0111	92%
				1000	91.5%
				1001	91%
				1010	90.5%
				1011	90%
				1100	97.5%
				1101	97%
				1110	96.5%
				1111	96%
12	CFG_UVOV_8_OTP	7 to 4	VMON4UVTH_OTP[3:0]		VMON4 under-voltage threshold
				0000	95.5%
				0001	95%
				0010	94.5%
				0011	94%
				0100	93.5%
				0101	93%
				0110	92.5%
				0111	92%
				1000	91.5%
				1001	91%
				1010	90.5%
				1011	90%
				1100	97.5%
				1101	97%
				1110	96.5%
				1111	96%
		3 to 0	VMON3UVTH_OTP[3:0]		VMON3 under-voltage threshold
				0000	95.5%
				0001	95%
				0010	94.5%
				0011	94%
				0100	93.5%
				0101	93%
				0110	92.5%
				0111	92%

Table 122. Fail Safe OTP map description and S32G default setting...continued

Address	Register	Bit	Symbol	Value	Description
				1000	91.5%
				1001	91%
				1010	90.5%
				1011	90%
				1100	97.5%
				1101	97%
				1110	96.5%
				1111	96%
13	CFG_UVOV_9_OTP	7 to 4	HVLDO_VMON_UVTH_OTP[3:0]		HVLDO VMON under-voltage threshold
				0000	95.5%
				0001	95%
				0010	94.5%
				0011	94%
				0100	93.5%
				0101	93%
				0110	92.5%
				0111	92%
				1000	91.5%
				1001	91%
				1010	90.5%
				1011	90%
				1100	97.5%
				1101	97%
				1110	96.5%
				1111	96%
		3 to 0	HVLDO_VMON_OVTH_OTP[3:0]		HVLDO VMON over-voltage threshold
				0000	104.5%
				0001	105%
				0010	105.5%
				0011	106%
				0100	106.5%
				0101	107%
				0110	107.5%
				0111	108%
				1000	108.5%



Table 122. Fail Safe OTP map description and S32G default setting...continued

Address	Register	Bit	Symbol	Value	Description
				1001	109%
				1010	109.5%
				1011	110%
				1100	102.5%
				1101	103%
				1110	103.5%
				1111	104%
14	CFG_PGOOD_OTP	7	PGOOD_HVLDO_VMON_OTP		HVLDO VMON assigned to PGOOD
				0	Not assigned
				1	Assigned
		6	RSTB2PGOOD_OTP		RSTB assigned to PGOOD
				0	Not assigned
				1	Assigned
		5	PGOOD_VMON4_OTP		VMON4 assigned to PGOOD
				0	Not assigned
				1	Assigned
		4	PGOOD_VMON3_OTP		VMON3 assigned to PGOOD
				0	Not assigned
				1	Assigned
		3	PGOOD_VMON2_OTP		VMON2 assigned to PGOOD
				0	Not assigned
				1	Assigned
		2	PGOOD_VMON1_OTP		VMON1 assigned to PGOOD
				0	Not assigned
				1	Assigned
		1	PGOOD_VDDIO_OTP		VDDIO VMON assigned to PGOOD
				0	Not assigned
				1	Assigned
0	PGOOD_VCORE_OTP		VCOREMON assigned to PGOOD		
		0	Not assigned		
		1	Assigned		
15	CFG_ABIST1_OTP	7	DIS8S_OTP		Disable the Fail Safe 8s counter
				0	Counter activated
				1	Disabled
		6	ABIST1_HVLDO_VMON_OTP		HVLDO VMON assignment to ABIST1
				0	Not assigned

Table 122. Fail Safe OTP map description and S32G default setting...continued

Address	Register	Bit	Symbol	Value	Description
				1	Assigned
		5	ABIST1_VMON4_OTP		VMON4 assignment to ABIST1
				0	Not assigned
				1	Assigned
		4	ABIST1_VMON3_OTP		VMON3 assignment to ABIST1
				0	Not assigned
				1	Assigned
		3	ABIST1_VMON2_OTP		VMON2 assignment to ABIST1
				0	Not assigned
				1	Assigned
		2	ABIST1_VMON1_OTP		VMON1 assignment to ABIST1
				0	Not assigned
				1	Assigned
		1	ABIST1_VDDIO_OTP		VDDIO VMON assignment to ABIST1
				0	Not assigned
				1	Assigned
		0	ABIST1_VCORE_OTP		VCOREMON assignment to ABIST1
				0	Not assigned
				1	Assigned
16	CFG_ASIL_OTP	5	HVLDO_VMON_EN_OTP		HVLDO VMON enable
				0	Disabled
				1	Enabled
		3	VMON4_EN_OTP		VMON4 enable
				0	Disabled
				1	Enabled
		2	VMON3_EN_OTP		VMON3 enable
				0	Disabled
				1	Enabled
		1	VMON2_EN_OTP		VMON2 enable
				0	Disabled
				1	Enabled
		0	VMON1_EN_OTP		VMON1 enable
				0	Disabled
				1	Enabled
17	CFG_I2C_OTP	6	VDDIO_VMON_EN_OTP		VDDIO VMON enable
				0	Disabled

Table 122. Fail Safe OTP map description and S32G default setting...continued

Address	Register	Bit	Symbol	Value	Description
				1	Enabled
		5	WDI_POL_OTP		WDI Polarity configuration
				0	Falling edge
				1	Rising edge
		3 to 0	I2CDEVID_OTP[3:0]		VR5510 I <sup>2</sup> C address
				0000	Address is D0
					...
				1111	Address is D15
18	CFG_1_OTP	7 to 6	HVLDO_V_OTP[1:0]		HVLDO VMON voltage selection
				00	0.8 V
				10	3.3 V
		5	HVLDO_MODE_OTP		HVLDO mode selection
				0	Switch mode connected to BUCK1
				1	LDO mode
		3	FCCU_OR_WDI_OTP		Enable WDI function on FCCU1
				0	Disabled
				1	Enabled
		2	VDDIO_V_OTP		VDDIO VMON selection
				0	1.8 V
				1	3.3 V
19	CFG_2_OTP	7 to 6	WD_INIT_TIMEOUT_OTP[1:0]	00	256 ms
				01	1024 ms
				10	32.5 s
				11	67 s
		5	STBY_WINDOW_EN_OTP		Enable standby window function
				0	Disabled
				1	Enabled
		4	STBY_SAFE_DIS_OTP		Enable safe standby entry
				0	I <sup>2</sup> C command + STBY Pin transition
				1	STBY pin transition
		3	STBY_POLARITY_FS_OTP		STBY Pin polarity
				0	High in normal mode / Low in standby mode
				1	Low in normal mode / High in standby mode
		2	STBY_EN_OTP		Enable standby function
				0	Disabled

Table 122. Fail Safe OTP map description and S32G default setting...continued

Address	Register	Bit	Symbol	Value	Description
				1	Enabled
		1	RSTB_DELAY_OTP		Add delay to release RSTB/PGOOD pins
				0	No delay
				1	5 ms delay
1A	CFG_DEGLITCH1_OTP	7	OV_VMON1_OTP		VMON1 OV filtering time
				0	25 μs
				1	45 μs
		6	OV_HVLDO_OTP		HVLDO VMON OV filtering time
				0	25 μs
				1	45us
		5 to 4	UV_VDDIO_OTP[1:0]		VDDIO UV filtering time
				00	5 μs
				01	15 μs
				10	25 μs
				11	40 μs
		3	OV_VDDIO_OTP		VDDIO VMON OV filtering time
				0	25 μs
				1	45 μs
		2 to 1	UV_MCU_OTP[1:0]		VCOREMON UV filtering time
				00	5 μs
				01	15 μs
				10	25 μs
				11	40 μs
		0	OV_MCU_OTP		VCOREMON OV filtering time
				0	25 μs
				1	45 μs
1B	CFG_DEGLITCH2_OTP	7	OV_VMON3_OTP		VMON3 OV filtering time
				0	25 μs
				1	45 μs
		6 to 5	UV_VMON2_OTP[1:0]		VMON2 UV filtering time
				00	5 μs
				01	15 μs
				10	25 μs
				11	40us
		4	OV_VMON2_OTP		VMON2 OV filtering time
				0	25 μs


Table 122. Fail Safe OTP map description and S32G default setting...continued


Address	Register	Bit	Symbol	Value	Description
				1	45 $\mu$ s
		3 to 2	UV_VMON1_OTP[1:0]		VMON1 UV filtering time
				00	5 $\mu$ s
				01	15 $\mu$ s
				10	25 $\mu$ s
				11	40 $\mu$ s
		1 to 0	UV_HVLDO_OTP[1:0]		HVLDO VMON UV filtering time
				00	5 $\mu$ s
				01	15 $\mu$ s
				10	25 $\mu$ s
				11	40 $\mu$ s
1C	CFG_DEGLITCH3_OTP	4 to 3	UV_VMON4_OTP[1:0]		VMON4 UV filtering time
				00	5 $\mu$ s
				01	15 $\mu$ s
				10	25 $\mu$ s
				11	40 $\mu$ s
		2	OV_VMON4_OTP		VMON4 OV filtering time
				0	25 $\mu$ s
				1	45 $\mu$ s
		1 to 0	UV_VMON3_OTP[1:0]		VMON3 UV filtering time
				00	5 $\mu$ s
				01	15 $\mu$ s
				10	25 $\mu$ s
				11	40 $\mu$ s

## 28 Package Drawing and PCB Guidelines

### 28.1 Landing pad information for Automotive part numbers

VR5510 package is a QFN (sawn), thermally enhanced wettable flanks, 8x8x0.85, 0.5 pitch, 56 pins.









Figure 46. SOT684-21 (DD/SC) package outline – page 3






PCB DESIGN GUIDELINES – SOLDER MASK OPENING PATTERN

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL / SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: QFN (SAWN), THERMALLY ENHANCED, WETTABLE FLANKS, 8 X 8 X 0.85, 0.5 PITCH, 56 I/O	DOCUMENT NO: 98ASA01086D	REV: E
	STANDARD: NON-JEDEC	
	SOT684-21(DD/SC)	30 OCT 2018

Figure 47. SOT684-21 (DD/SC) Reflow soldering footprint – page 1




PCB CU GUIDELINES – I/O PADS & SOLDERABLE AREAS

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL / SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: QFN (SAWN), THERMALLY ENHANCED, WETTABLE FLANKS, 8 X 8 X 0.85, 0.5 PITCH, 56 I/O	DOCUMENT NO: 98ASA01086D	REV: E
	STANDARD: NON-JEDEC	
	SOT684-21(DD/SC)	30 OCT 2018

Figure 48. SOT684-21 (DD/SC) Reflow soldering footprint – page 2



RECOMMENDED STENCIL THICKNESS 0.15 OR 0.125

PCB DESIGN GUIDELINES – SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL / SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: QFN (SAWN), THERMALLY ENHANCED, WETTABLE FLANKS, 8 X 8 X 0.85, 0.5 PITCH, 56 I/O	DOCUMENT NO: 98ASA01086D	REV: E
	STANDARD: NON-JEDEC	
	SOT684-21(DD/SC)	30 OCT 2018

Figure 49. SOT684-21 (DD/SC) Reflow soldering footprint – page 3

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. PIN ONE CONFIGURATION MAY VARY.
4. COPLANARITY APPLIES TO LEADS, DIE ATTACH FLAG AND CORNER NON-FUNCTIONAL PADS.
5. MIN. METAL GAP SHOULD BE 0.25 MM.
6. ANCHORING PADS.

Figure 50. SOT684-21 (DD/SC) Reflow soldering footprint – page 4

28.2 Landing pad information for Industrial part numbers

VR5510 package is a QFN (sawn), 8x8x0.85, 0.5 pitch, 56 pins.






Figure 51. SOT684-21 package outline – page 1





PCB DESIGN GUIDELINES – SOLDER MASK OPENING PATTERN


THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 30 OCT 2018

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: SOT684-21	REVISION: 0
--	------------------------	------------------------------	----------------

Figure 53. SOT684-21 Reflow soldering footprint – page 1



PCB DESIGN GUIDELINES – I/O PADS AND SOLDERABLE AREA


THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

© NXP B.V. ALL RIGHTS RESERVED

DATE: 30 OCT 2018

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: NON JEDEC	DRAWING NUMBER: SOT684-21	REVISION: 0
--	------------------------	------------------------------	----------------

Figure 54. SOT684-21 Reflow soldering footprint – page 2



## 28.3 PCB guidelines


### 28.3.1 Component selection

- SMPS input and output capacitors must be chosen with low ESR (ceramic or MLCC type of capacitors). X7R ceramic type is preferred. Input decoupling capacitors must be placed as close as possible to the device pin. Output capacitor voltage rating must be selected to be 3x the voltage output value to minimize the DC bias degradation.
- SMPS inductors must be chosen with ISAT higher than maximum inductor peak current.



28.3.2 VPRE

- Inductor charging and discharging current loop must be designed as small as possible.
- Input decoupling capacitors must be placed close to the high-side drain transistor pin.
- The bootstrap capacitor must be placed close to the device pin using wide and short track to connect to the external low-side drain transistor.
- PRE\_GLS, PRE\_GHS and PRE\_SW tracks must be wide and short and should not cross any sensitive signal (current sensing, for example).
- PRE\_FB used as voltage feedback AND current sense must be connected to RSHUNT and routed as a pair with CSP:




aaa-039404

- The external transistor thermal shape should be in the range of 25 x 25 mm for optimum Rth.
- See LFPK56 application note for more details: <http://assets.nexperia.com/documents/application-note/AN10874.pdf>

28.3.3 LVBUCKs

- Inductor charging and discharging current loop must be designed as small as possible:



aaa-039405

- Input decoupling capacitors must be placed close to BUCKx\_IN pins.

## 29 References

Table 123. References

Document	Description	URL
<b>VR5510 Safety Manual</b>	Safety manual	<a href="#">Available at DocStore</a>
<b>VR5510 FMEDA</b>	FMEDA	<a href="#">Available at DocStore</a>
<b>VR5510 GUI</b>	NXP GUI for VR5510 (includes OTP and power dissipation tools)	<a href="https://www.nxp.com/products/power-management/pmics-and-sbcs/pmics/multi-channel-9-pmic-for-s32g-processor-8-high-power-1-low-power-fit-for-asil-d-safety-level:VR5510?tab=Design_Tools_Tab">https://www.nxp.com/products/power-management/pmics-and-sbcs/pmics/multi-channel-9-pmic-for-s32g-processor-8-high-power-1-low-power-fit-for-asil-d-safety-level:VR5510?tab=Design_Tools_Tab</a>
<b>AN13118</b>	VR5510 S32G Safety Concept	<a href="https://www.nxp.com/docs/en/application-note/AN13118.pdf">https://www.nxp.com/docs/en/application-note/AN13118.pdf</a>
<b>AN12880</b>	VR5510 Low Power Standby Mode	<a href="https://www.nxp.com/docs/en/application-note/AN12880.pdf">https://www.nxp.com/docs/en/application-note/AN12880.pdf</a>

## 30 Revision History

Table 124. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
VR5510 v.5	20220406	Product data sheet	202203006I	VR5510 v.4
Modifications	<ul style="list-style-type: none"> <li>• <a href="#">Section 5</a>: added new parts (MVR5510AMDALES, MVR5510AMBALES, MVR5510AMMALES, MVR5510AVMALEP, MVR5510AMDANES, MVR5510AMBANES, MVR5510AMMANES, and MVR5510AVMANEP)</li> <li>• <a href="#">Section 8.11</a>: updated <a href="#">Figure 7</a> (correction of the time between VPRES power up and slot 0 power up)</li> <li>• <a href="#">Section 22.8.1: Figure 41</a> (replaced VDDIO by VPRES)</li> <li>• <a href="#">Section 22.8.2</a>: updated <a href="#">Figure 42</a> (replaced VDDIO by VPRES)</li> <li>• <a href="#">Section 20.5</a>: replaced "The STBY_TIMER_EN_OTP bit can be set using I2C commands. The STBY_TIMER_EN bit can only be enabled by OTP." by "The STBY_TIMER_EN_OTP bit can be set by OTP. The STBY_TIMER_EN bit can only be enabled using I<sup>2</sup>C commands."</li> <li>• <a href="#">Table 23</a>: updated min and typical value for C<sub>IN_HVLD0</sub></li> <li>• <a href="#">Section 10.6</a>: added <a href="#">Figure 15</a></li> </ul>			
VR5510 v.4	20211006	Product data sheet	202109034I	VR5510 v.3

Table 124. Revision history...continued

Document ID	Release date	Data sheet status	Change notice	Supersedes
Modifications				
			<ul style="list-style-type: none"> <li>• <a href="#">Section 1</a> <ul style="list-style-type: none"> <li>– First paragraph - Changed to "...focuses on Gateway, In-Vehicle Networks, Domain controllers, Telematics and V2X Communications." from "...focuses on Gateway, ADAS, V2X, and Infotainment applications."</li> </ul> </li> <li>• <a href="#">Section 4</a> <ul style="list-style-type: none"> <li>– Changed to "In-Vehicle Networks" from "Infotainment"</li> <li>– Changed to "Domain controllers" from "ADAS"</li> <li>– Changed to "Telematics" from "Clusters"</li> <li>– Changed to "V2X Communications" from "V2x"</li> <li>– Deleted "Radio" and "Vision"</li> </ul> </li> <li>• <a href="#">Figure 4</a> <ul style="list-style-type: none"> <li>– Changed to "See Section 10.1" from "<math>V_{PRE\_UVL} + R \times I_{PRE}</math>"</li> </ul> </li> <li>• <a href="#">Table 5</a> <ul style="list-style-type: none"> <li>– Added "<math>R_{\theta JC\_BOTTOM}</math>" and associated values</li> <li>– Added "<math>R_{\theta JC\_TOP}</math>" and associated values</li> </ul> </li> <li>• <a href="#">Figure 5</a> <ul style="list-style-type: none"> <li>– Changed note to "Those conditions will not apply if PSYNC/PWRON2, OTP disabled and VSUP &gt; VSUP_UV" from "Those conditions will not apply if PSYNC/PWRON2 are OTP disabled"</li> <li>– In two places, changed to "RSTB_DUR" from "RSTB delay expired"</li> </ul> </li> <li>• <a href="#">Figure 7</a> <ul style="list-style-type: none"> <li>– Changed to "VBOSUVH" from "VBOS_uvh"</li> </ul> </li> <li>• <a href="#">Table 9</a> <ul style="list-style-type: none"> <li>– Deleted "<math>V_{BOS\_POR}</math>" and associated values</li> </ul> </li> <li>• <a href="#">Section 10.1</a> <ul style="list-style-type: none"> <li>– Changed to "The output voltage is configurable by OTP from 3.3 V to 5.2 V" from "The output voltage is configurable by OTP from 3.3 V to 5.3 V"</li> <li>– Changed to "<math>V_{PRE\_UVH}</math>, <math>V_{PRE\_UVL}</math>, and <math>V_{PRE\_FB\_OV}</math> thresholds..." from "<math>V_{PRE\_UVH}</math>, <math>V_{PRE\_UVL}</math>, and <math>V_{PREOV2}</math> thresholds..."</li> </ul> </li> <li>• <a href="#">Section 10.3</a> <ul style="list-style-type: none"> <li>– Deleted "Calculation guidelines, Use case calculation..., Use case stability verification, and associated list items"</li> <li>– Deleted Figure 14, Phase and gain margin simulation</li> <li>– Deleted Figure 15, Transient response simulation</li> <li>– Added <a href="#">Table 10</a></li> </ul> </li> </ul>	

Table 124. Revision history...continued

Document ID	Release date	Data sheet status	Change notice	Supersedes
		<ul style="list-style-type: none"> <li>• <a href="#">Table 11</a> <ul style="list-style-type: none"> <li>– Changed to "V<sub>TON</sub>" from "V<sub>PRE_START</sub>" and deleted "(Softstart ramp = 2 mV/μs, V<sub>PRE</sub> = 5 V)" from the same row</li> <li>– V<sub>PRE</sub>ESC, Added rows with the following Min values: 57.8, 94, and 352.8</li> </ul> </li> <li>• <a href="#">Table 13</a> <ul style="list-style-type: none"> <li>– Deleted "VR5100 Parameters" and associated values</li> </ul> </li> <li>• <a href="#">Section 11.1</a> <ul style="list-style-type: none"> <li>– Changed to "...(CFG_BOOST_1_OTP register) from 4.5 V to 6 V." from "...(CFG_BOOST_1_OTP register) from 4.5 V to 5.74 V."</li> <li>– <a href="#">Table 15</a>, Deleted "5 V" and associated values</li> </ul> </li> <li>• <a href="#">Table 17</a> <ul style="list-style-type: none"> <li>– I<sub>BUCK12_Q</sub>, Changed parameter to "Quiescent Current, PFM Mode, VSUP = 12 V" from "Quiescent Current, PFM Mode"</li> <li>– C<sub>OUT_BUCK12</sub>, Changed Min to "35" from "44"</li> <li>– C<sub>IN_BUCK12</sub>, Changed Min to "4.23" from "4.7"</li> </ul> </li> <li>• <a href="#">Table 19</a> <ul style="list-style-type: none"> <li>– I<sub>BUCK3_Q</sub>, Changed parameter to "Quiescent Current, PFM Mode, VSUP = 12 V" from "Quiescent Current, PFM Mode"</li> <li>– C<sub>OUT_BUCK3</sub>, Changed Min to "35" from "44"</li> <li>– C<sub>IN_BUCK3</sub>, Changed Min to "4.23" from "4.7"</li> </ul> </li> <li>• <a href="#">Table 21</a> <ul style="list-style-type: none"> <li>– I<sub>LDO1_Q</sub>, Changed parameter to "Quiescent Current, No load, VSUP = 12 V" from "Quiescent Current, No load"</li> <li>– C<sub>OUT_LDO1_150</sub>, Changed to "Effective output capacitor, 150 mA current capability" from "Output capacitor, 150 mA current capability" and changed Min to "3" from "4.7" and changed Max to "100" from "—"</li> <li>– C<sub>OUT_LDO1_400</sub>, Changed to "Effective output capacitor, 400 mA current capability" from "Output capacitor, 400 mA current capability" and changed Min to "4.5" from "6.8" and changed Max to "100" from "—"</li> </ul> </li> <li>• <a href="#">Table 22</a> <ul style="list-style-type: none"> <li>– I<sub>LDO23_Q</sub>, Changed parameter to "Quiescent Current, No load, VSUP = 12 V" from "Quiescent Current, No load"</li> <li>– C<sub>OUT_LDO23</sub>, Changed Min to "3.3" from "4.7" and changed Max to "100" from "—"</li> </ul> </li> <li>• <a href="#">Section 16.3</a> <ul style="list-style-type: none"> <li>– C<sub>OUT_HVLDO</sub>, Changed Min to "2.2" from "4.7"</li> </ul> </li> <li>• <a href="#">Table 24</a> <ul style="list-style-type: none"> <li>– Added "(± 10°C)" to "Threshold" header</li> </ul> </li> <li>• <a href="#">Table 29</a> <ul style="list-style-type: none"> <li>– FIN<sub>RANGE</sub>, (FIN_DIV I2C configuration), Changed units to "MHz" from "kHz"</li> </ul> </li> <li>• <a href="#">Table 32</a> <ul style="list-style-type: none"> <li>– PWRON1<sub>VIL</sub>, Changed Min to "—" from "3.25" and Max to "2.7" from "—"</li> <li>– PWRON2<sub>VIL</sub>, Changed Min to "—" from "1" and Max to "0.7" from "—"</li> <li>– PWRON1<sub>VIH</sub>, Changed Min to "3.5" from "—" and Max to "—" from "3"</li> <li>– PWRON2<sub>VIH</sub>, Changed Min to "1.15" from "—" and Max to "—" from "0.85"</li> </ul> </li> <li>• <a href="#">Table 120</a> <ul style="list-style-type: none"> <li>– Address 19, Value 100000, Changed to "504 mV/μs" from "655.2 mV/μs"</li> <li>– Address 2B, Changed to "VPRE Internal Reference soft start ramp" from "VPRE soft start ramp"</li> <li>– Address 2B, Value 0, Added "(VPRE will ramp up in 1 ms for 3.3 V setting)"</li> <li>– Address 2B, Value 1, Added "(VPRE will ramp up in 500 μms for 3.3 V setting)"</li> </ul> </li> </ul>		
VR5510 v.3	20210303	Product data sheet	NA	VR5510 v.2
VR5510 v.2	20201222	Product data sheet	NA	VR5510 v.1
VR5510 v.1	20201117	Product data sheet	NA	NA

## 31 Legal information

### 31.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 31.2 Definitions

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 31.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

**Security** — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at [PSIRT@nxp.com](mailto:PSIRT@nxp.com)) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

**Suitability for use in automotive and/or industrial applications** — This NXP product has been qualified for use in automotive and/or industrial applications. It has been developed in accordance with ISO 26262 respectively IEC 61508, and has been ASIL- respectively SIL-classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

## 31.4 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

**NXP** — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1.	Orderable parts .....	3	Tab. 54.	FCCU12 polarity configuration .....	68
Tab. 2.	VR5510 pin descriptions .....	6	Tab. 55.	FCCU12 impact configuration .....	68
Tab. 3.	Maximum ratings .....	9	Tab. 56.	Electrical characteristics .....	69
Tab. 4.	Electrical characteristics .....	10	Tab. 57.	VCOREMON impact configuration .....	69
Tab. 5.	Thermal ratings .....	11	Tab. 58.	Electrical characteristics .....	70
Tab. 6.	VR5510 EMC compliancy chart .....	11	Tab. 59.	SVS offset configuration .....	71
Tab. 7.	Electrical characteristics .....	18	Tab. 60.	SVS clamp configuration .....	71
Tab. 8.	Deep Sleep mode OTP bit settings .....	22	Tab. 61.	VDDIO FS impact configuration .....	73
Tab. 9.	Electrical characteristics .....	23	Tab. 62.	Electrical characteristics .....	73
Tab. 10.	Recommended compensation network components .....	25	Tab. 63.	HVLDO monitor FS impact configuration .....	74
Tab. 11.	Electrical characteristics .....	25	Tab. 64.	Electrical characteristics .....	74
Tab. 12.	Recommended external MOSFETS .....	28	Tab. 65.	VMONx FS impact configuration .....	76
Tab. 13.	VPRE efficiency and the sample BOM used for measurement .....	29	Tab. 66.	Electrical characteristics .....	76
Tab. 14.	VPRE PFM current example with VPRE set to 3.3 V/5 V and VIN to 12 V for PFM TON .....	30	Tab. 67.	Fault Error Counter configuration .....	77
Tab. 15.	Output current example .....	31	Tab. 68.	Fault Error Counter impact configuration .....	77
Tab. 16.	Electrical characteristics .....	32	Tab. 69.	Fail Safe fault list and reaction .....	78
Tab. 17.	Electrical characteristics .....	35	Tab. 70.	Electrical characteristics .....	80
Tab. 18.	BUCK1 and BUCK2 theoretical efficiency .....	37	Tab. 71.	Electrical characteristics .....	81
Tab. 19.	Electrical characteristics .....	38	Tab. 72.	Electrical characteristics .....	82
Tab. 20.	BUCK3 theoretical efficiency .....	40	Tab. 73.	FS_RELEASE_FS0B register based on WD_SEED .....	83
Tab. 21.	Electrical characteristics .....	41	Tab. 74.	Standby timing window .....	83
Tab. 22.	Electrical characteristics .....	43	Tab. 75.	ABIST coverage .....	84
Tab. 23.	Electrical characteristics .....	45	Tab. 76.	ABIST2 setting .....	85
Tab. 24.	Center die temperature thresholds .....	46	Tab. 77.	Electrical characteristics .....	85
Tab. 25.	Electrical characteristics .....	46	Tab. 78.	I2C address arrangement .....	86
Tab. 26.	Manual Frequency Tuning configuration .....	47	Tab. 79.	Electrical characteristics .....	87
Tab. 27.	FOUT multiplexer selection .....	49	Tab. 80.	Register mapping .....	88
Tab. 28.	Low Power Clock Selection .....	49	Tab. 81.	M_FLAG register description .....	91
Tab. 29.	Electrical characteristics .....	49	Tab. 82.	M_MODE register description .....	93
Tab. 30.	AMUX output selection .....	51	Tab. 83.	M_SM_CTRL1 register description .....	94
Tab. 31.	Electrical characteristics .....	52	Tab. 84.	M_REG_CTRL1 register description .....	95
Tab. 32.	Electrical characteristics .....	53	Tab. 85.	M_REG_CTRL2 register description .....	97
Tab. 33.	Electrical characteristics .....	53	Tab. 86.	M_REG_CTRL3 register description .....	98
Tab. 34.	List of interrupts from Main logic .....	53	Tab. 87.	M_TSD_CFG register description .....	100
Tab. 35.	List of interrupts from Fail-safe logic .....	54	Tab. 88.	M_AMUX register description .....	101
Tab. 36.	PSYNC_PGOOD_EXT_OTP configuration .....	56	Tab. 89.	M_CLOCK1 register description .....	102
Tab. 37.	Electrical characteristics .....	56	Tab. 90.	M_CLOCK2 register description .....	103
Tab. 38.	STBY_DISCH_OTP configuration .....	57	Tab. 91.	M_INT_MASK1 register description .....	104
Tab. 39.	EXT_STBY_DISCH_OTP configuration .....	57	Tab. 92.	M_INT_MASK2 register description .....	106
Tab. 40.	STBY_PGOOD_DLY_OTP configuration .....	57	Tab. 93.	M_FLAG1 register description .....	108
Tab. 41.	Electrical characteristics .....	57	Tab. 94.	M_FLAG2 register description .....	110
Tab. 42.	Electrical characteristics .....	58	Tab. 95.	M_FLAG3 register description .....	113
Tab. 43.	Standby timer duration .....	58	Tab. 96.	M_VMON_REGX register description .....	115
Tab. 44.	QM VS ASIL-B VS ASIL-D safety features .....	60	Tab. 97.	M_LVB1_SVS register description .....	116
Tab. 45.	Watchdog window period configuration .....	61	Tab. 98.	M_LVB1_STBY_DVS register description .....	118
Tab. 46.	Watchdog window duty cycle configuration .....	62	Tab. 99.	M_MEMORY0 register description .....	119
Tab. 47.	Watchdog error counter .....	63	Tab. 100.	M_MEMORY1 register description .....	119
Tab. 48.	Watchdog refresh counter configuration .....	64	Tab. 101.	M_DEVICEID register description .....	120
Tab. 49.	Watchdog error impact configuration .....	65	Tab. 102.	FS_GRL_FLAGS register description .....	121
Tab. 50.	Fault recovery window configuration .....	65	Tab. 103.	FS_I_OVUV_SAFE_REACTION1 register description .....	122
Tab. 51.	FCCU pins configuration .....	67	Tab. 104.	FS_I_OVUV_SAFE_REACTION2 register description .....	124
Tab. 52.	FCCU12 polarity configuration .....	67	Tab. 105.	FS_I_ABIST2_CTRL register description .....	126
Tab. 53.	FCCU12 FS impact configuration .....	67	Tab. 106.	FS_I_WD_CFG register description .....	127

Tab. 107. FS_I_SAFE_INPUTS register description .....	128	Tab. 116. FS_DIAG_SAFETY register description .....	139
Tab. 108. FS_I_FSSM register description .....	129	Tab. 117. FS_INTB_MASK register description .....	141
Tab. 109. FS_I_SVS register description .....	130	Tab. 118. FS_STATES register description .....	143
Tab. 110. FS_WD_WINDOW register description .....	132	Tab. 119. Main OTP map overview .....	143
Tab. 111. FS_WD_SEED register description .....	133	Tab. 120. Main OTP map description .....	145
Tab. 112. FS_WD_ANSWER register description .....	133	Tab. 121. Fail Safe OTP map overview .....	160
Tab. 113. FS_OVUVREG_STATUS register description .....	134	Tab. 122. Fail Safe OTP map description and S32G default setting .....	162
Tab. 114. FS_RELEASE_FS0B register description .....	136	Tab. 123. References .....	186
Tab. 115. FS_SAFE_IOS register description .....	137	Tab. 124. Revision history .....	186

Figures

Fig. 1. VR5510 simplified application diagram .....	2	Fig. 33. Watchdog refresh counter configurations .....	65
Fig. 2. Internal block diagram .....	5	Fig. 34. Fault recovery strategy .....	66
Fig. 3. VR5510 Pin configuration in QFN 56-pin with exposed pad .....	6	Fig. 35. FCCU bi-stable protocol .....	67
Fig. 4. VR5510 Operating voltage range .....	10	Fig. 36. FCCU connection .....	68
Fig. 5. Functional state diagram .....	13	Fig. 37. SVS principle .....	72
Fig. 6. Power sequencing .....	15	Fig. 38. VDDIO monitor principle .....	72
Fig. 7. Typical start up diagram .....	16	Fig. 39. VMONx monitor principle .....	75
Fig. 8. Debug mode entry .....	17	Fig. 40. Fault Error Counter max value 2 or 6 example .....	78
Fig. 9. Application flow chart .....	19	Fig. 41. PGOOD pin architecture .....	80
Fig. 10. Debug flow chart .....	20	Fig. 42. RSTB pin architecture .....	81
Fig. 11. Standby flow chart .....	21	Fig. 43. FSOB pin architecture .....	82
Fig. 12. VPRE schematic .....	24	Fig. 44. SOT684-21 (DD/SC) package outline – page 1 .....	174
Fig. 13. Type 2 compensation network concept .....	25	Fig. 45. SOT684-21 (DD/SC) package outline – page 2 .....	175
Fig. 14. MOSFET gate charge definition .....	28	Fig. 46. SOT684-21 (DD/SC) package outline – page 3 .....	176
Fig. 15. Efficiency in PFM .....	29	Fig. 47. SOT684-21 (DD/SC) Reflow soldering footprint – page 1 .....	177
Fig. 16. BOOST schematic .....	31	Fig. 48. SOT684-21 (DD/SC) Reflow soldering footprint – page 2 .....	178
Fig. 17. BUCK1/2 standalone schematic .....	34	Fig. 49. SOT684-21 (DD/SC) Reflow soldering footprint – page 3 .....	179
Fig. 18. BUCK1/2 dual-phase schematic .....	35	Fig. 50. SOT684-21 (DD/SC) Reflow soldering footprint – page 4 .....	179
Fig. 19. BUCK3 schematic .....	38	Fig. 51. SOT684-21 package outline – page 1 .....	180
Fig. 20. LDO1 block diagram .....	41	Fig. 52. SOT684-21 package outline – page 2 .....	181
Fig. 21. LDO2 block diagram .....	42	Fig. 53. SOT684-21 Reflow soldering footprint – page 1 .....	182
Fig. 22. LDO3 block diagram .....	43	Fig. 54. SOT684-21 Reflow soldering footprint – page 2 .....	183
Fig. 23. HVLDO block diagram .....	44	Fig. 55. SOT684-21 Reflow soldering footprint – page 3 .....	184
Fig. 24. Clock management block diagram .....	47		
Fig. 25. AMUX block diagram .....	51		
Fig. 26. Synchronization of two VR5510 .....	55		
Fig. 27. Synchronization of one VR5510 and one PF82 .....	56		
Fig. 28. Application schematic .....	59		
Fig. 29. Fail Safe block diagram .....	60		
Fig. 30. Watchdog window error .....	61		
Fig. 31. Challenger watchdog formula .....	63		
Fig. 32. Watchdog error counter configurations .....	64		



Contents

<b>1</b>	<b>General Description</b> .....	<b>1</b>	13.4	Electrical characteristics .....	38
<b>2</b>	<b>Simplified Application Diagram</b> .....	<b>2</b>	13.5	BUCK3 efficiency .....	39
<b>3</b>	<b>Features and Benefits</b> .....	<b>2</b>	<b>14</b>	<b>Linear Voltage Regulator: LDO1</b> .....	<b>40</b>
<b>4</b>	<b>Applications</b> .....	<b>3</b>	14.1	Functional description .....	40
<b>5</b>	<b>Ordering Information</b> .....	<b>3</b>	14.2	Application schematics .....	41
<b>6</b>	<b>Internal Block Diagram</b> .....	<b>5</b>	14.3	Electrical characteristics .....	41
<b>7</b>	<b>Pinout Information</b> .....	<b>6</b>	<b>15</b>	<b>Linear Voltage Regulator: LDO2, LDO3</b> .....	<b>42</b>
7.1	Pin description .....	6	15.1	Functional description .....	42
<b>8</b>	<b>General Product Characteristics</b> .....	<b>9</b>	15.2	Application schematics .....	42
8.1	Maximum ratings .....	9	15.3	Electrical characteristics .....	43
8.2	Electrical characteristics .....	9	<b>16</b>	<b>Linear Voltage Regulator: HVLDO</b> .....	<b>44</b>
8.3	Operating range .....	10	16.1	Functional description .....	44
8.4	Thermal ratings .....	11	16.2	Application schematics .....	44
8.5	EMC compliancy .....	11	16.3	Electrical characteristics .....	44
8.6	Functional state diagram .....	13	<b>17</b>	<b>Thermal Management</b> .....	<b>45</b>
8.7	Functional device operation .....	13	17.1	Functional description .....	45
8.8	Main state machine .....	13	17.2	Electrical characteristics .....	46
8.9	Deep Fail-safe state .....	14	<b>18</b>	<b>Clock Management</b> .....	<b>46</b>
8.10	Fail-safe state machine .....	14	18.1	Clock description .....	46
8.11	Power sequencing .....	15	18.2	Phase shifting .....	47
8.12	Entering Debug mode using the VDDOTP pin .....	17	18.3	Manual frequency tuning .....	47
8.13	Flow charts .....	18	18.4	Spread spectrum .....	48
8.14	Application flow charts .....	18	18.5	External clock synchronization .....	48
8.15	Debug flow charts .....	19	18.6	Low power oscillator .....	49
8.16	Standby mode entry .....	21	18.7	Electrical characteristics .....	49
8.17	Modes of operation .....	21	<b>19</b>	<b>Analog Multiplexer: AMUX</b> .....	<b>50</b>
<b>9</b>	<b>Best Of Supply</b> .....	<b>22</b>	19.1	Functional description .....	50
9.1	Functional description .....	22	19.2	Block diagram .....	51
9.2	Electrical characteristics .....	23	19.3	AMUX channel selection .....	51
<b>10</b>	<b>High Voltage Buck: VPRE</b> .....	<b>23</b>	19.4	Electrical characteristics .....	52
10.1	Functional description .....	23	<b>20</b>	<b>I/O Interface Pins</b> .....	<b>52</b>
10.2	Application schematic .....	24	20.1	PWRON1, PWRON2 .....	52
10.3	Compensation network .....	24	20.2	INTB .....	53
10.4	Electrical characteristics .....	25	20.3	PSYNC .....	55
10.5	VPRE external MOSFETs .....	27	20.4	STBY_PGOOD .....	56
10.6	VPRE efficiency .....	28	20.5	STBY input .....	57
10.7	VPRE PFM mode current load capability .....	29	20.6	PWRON2 for Deep Sleep mode .....	58
10.8	VPRE not populated .....	30	<b>21</b>	<b>Application Schematic</b> .....	<b>59</b>
<b>11</b>	<b>Low Voltage Boost: VBOOST</b> .....	<b>30</b>	<b>22</b>	<b>Safety</b> .....	<b>59</b>
11.1	Functional description .....	30	22.1	Functional description .....	59
11.2	Application schematic .....	31	22.2	QM versus ASIL-B versus ASIL-D .....	60
11.3	Compensation network and stability .....	32	22.3	Fail-safe initialization .....	60
11.4	Electrical characteristics .....	32	22.4	Watchdog .....	61
11.5	VBOOST not populated .....	33	22.4.1	Simple watchdog .....	62
<b>12</b>	<b>Low Voltage Buck: BUCK1 and BUCK2</b> .....	<b>33</b>	22.4.2	Challenger watchdog .....	62
12.1	Functional description .....	33	22.4.3	Watchdog error counter .....	63
12.2	Application schematic: single phase mode .....	34	22.4.4	Watchdog refresh counter .....	64
12.3	Application schematic: dual-phase mode .....	34	22.4.5	Watchdog error impact .....	65
12.4	Compensation network and stability .....	35	22.4.6	MCU fault recovery strategy .....	65
12.5	Electrical characteristics .....	35	22.5	FCCU monitoring .....	66
12.6	BUCK1 and BUCK2 efficiency .....	37	22.5.1	FCCU12 monitoring by pair .....	67
<b>13</b>	<b>Low Voltage Buck: BUCK3</b> .....	<b>37</b>	22.5.2	FCCU12 independent monitoring .....	68
13.1	Functional description .....	37	22.5.3	FCCU1 WDI function for i.MX processor .....	69
13.2	Application schematic .....	38	22.5.4	FCCU12 electrical characteristics .....	69
13.3	Compensation network and stability .....	38	22.6	Voltage supervisor .....	69
			22.6.1	VCOREMON voltage monitoring .....	69

22.6.2	Static Voltage Scaling (SVS) .....	70	26.12	FS_OVUVREG_STATUS register .....	134
22.6.3	VDDIO monitoring .....	72	26.13	FS_RELEASE_FS0B register .....	136
22.6.4	HVLDO monitoring .....	74	26.14	FS_SAFE_IOS register .....	136
22.6.5	VMONx monitoring .....	75	26.15	FS_DIAG_SAFETY register .....	138
22.7	Fault management .....	77	26.16	FS_INTB_MASK register .....	140
22.7.1	Fault Error Counter .....	77	26.17	FS_STATES register .....	142
22.7.2	Fault source and reaction .....	78	<b>27</b>	<b>OTP Bits Configuration .....</b>	<b>143</b>
22.8	PGOOD, RSTB, FS0B, STBY .....	79	27.1	Main OTP map overview .....	143
22.8.1	PGOOD .....	80	27.2	Main OTP map description .....	145
22.8.2	RSTB .....	81	27.3	Fail Safe OTP map overview .....	160
22.8.3	FS0B .....	82	27.4	Fail Safe OTP map description and S32G default setting .....	162
22.8.4	FS0B release .....	83	<b>28</b>	<b>Package Drawing and PCB Guidelines .....</b>	<b>173</b>
22.8.5	STBY .....	83	28.1	Landing pad information for Automotive part numbers .....	173
22.9	Built in Self-Test (BIST) .....	84	28.2	Landing pad information for Industrial part numbers .....	180
22.9.1	Logical BIST .....	84	28.3	PCB guidelines .....	184
22.9.2	Analog BIST .....	84	28.3.1	Component selection .....	184
<b>23</b>	<b>I2C .....</b>	<b>86</b>	28.3.2	VPRE .....	185
23.1	High level overview .....	86	28.3.3	LVBUCKs .....	185
23.2	Device address .....	86	<b>29</b>	<b>References .....</b>	<b>186</b>
23.3	Cyclic Redundant Check .....	86	<b>30</b>	<b>Revision History .....</b>	<b>186</b>
23.4	Electrical characteristics .....	87	<b>31</b>	<b>Legal information .....</b>	<b>189</b>
<b>24</b>	<b>Register Mapping .....</b>	<b>88</b>			
<b>25</b>	<b>Main I2C Register Mapping .....</b>	<b>90</b>			
25.1	M_FLAG register .....	90			
25.2	M_MODE register .....	92			
25.3	M_SM_CTRL1 register .....	94			
25.4	M_REG_CTRL1 register .....	94			
25.5	M_REG_CTRL2 register .....	97			
25.6	M_REG_CTRL3 register .....	98			
25.7	M_TSD_CFG register .....	99			
25.8	M_AMUX register .....	101			
25.9	M_CLOCK1 register .....	101			
25.10	M_CLOCK2 register .....	103			
25.11	M_INT_MASK1 register .....	103			
25.12	M_INT_MASK2 register .....	105			
25.13	M_FLAG1 register .....	108			
25.14	M_FLAG2 register .....	110			
25.15	M_FLAG3 register .....	112			
25.16	M_VMON_REGx register .....	114			
25.17	M_LVB1_SVS register .....	116			
25.18	M_LVB1_STBY_DVS register .....	118			
25.19	M_MEMORY0 register .....	118			
25.20	M_MEMORY1 register .....	119			
25.21	M_DEVICEID register .....	119			
<b>26</b>	<b>Fail-Safe Register Mapping .....</b>	<b>120</b>			
26.1	FS_GRL_FLAGS register .....	120			
26.2	FS_I_OVUV_SAFE_REACTION1 register ....	122			
26.3	FS_I_OVUV_SAFE_REACTION2 register ....	123			
26.4	FS_I_ABIST2_CTRL register .....	125			
26.5	FS_I_WD_CFG register .....	126			
26.6	FS_I_SAFE_INPUTS register .....	127			
26.7	FS_I_FSSM register .....	128			
26.8	FS_I_SVS register .....	130			
26.9	FS_WD_WINDOW register .....	132			
26.10	FS_WD_SEED register .....	133			
26.11	FS_WD_ANSWER register .....	133			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.