SCAS174A – MAY 1991 – REVISED APRIL 1996

 Members of the Texas Instruments Widebus™ Family Inputs Are TTL-Voltage Compatible 	54ACT16841 WD PACKAGE 74ACT16841 DGG OR DL PACKAGE (TOP VIEW)
 3-State Outputs Drive Bus Lines Directly 	
 Provide Extra Bus Driving/Latches 	
Necessary for Wider Address/Data Paths or	1Q2 🛛 3 54 🗍 1D2
Buses With Parity	GND 🛛 4 53 🗋 GND
 Flow-Through Architecture Optimizes 	1Q3 🛛 5 52 🖓 1D3
PCB Layout	1Q4 🛛 6 🛛 51 🖸 1D4
 Distributed V_{CC} and GND Pin Configuration 	V _{CC} [] 7 50 [] V _{CC}
Minimizes High-Speed Switching Noise	1Q5 4 8 49 1D5
● EPIC [™] (Enhanced-Performance Implanted	
CMOS) 1-µm Process	
• 500-mA Typical Latch-Up Immunity at	GND 11 46 GND 1Q8 12 45 1D8
125°C	1Q8 12 45 1D8 1Q9 13 44 1D9
Package Options Include Plastic Thin	
Shrink Small-Outline (DGG) Packages,	2Q1 15 42 2D1
300-mil Shrink Small-Outline (DL) Packages	2Q2 [16 41] 2D2
Using 25-mil Center-to-Center Pin	2Q3 17 40 2D3
Spacings, and 380-mil Fine-Pitch Ceramic	GND 18 39 GND
Flat (WD) Packages Using 25-mil	2Q4 🛛 19 38 🕽 2D4
Center-to-Center Pin Spacings	2Q5 🛛 20 37 🕽 2D5
description	2Q6 🛛 21 36 🕽 2D6
uescription	V _{CC} [] 22 35 [] V _{CC}
These 20-bit latches feature 3-state outputs	2Q7 🛛 23 34 🗋 2D7
designed specifically for driving highly capacitive	2Q8 24 33 2D8
or relatively low-impedance loads. They are	GND 25 32 GND
particularly suitable for implementing buffer	2Q9 26 31 2D9

The 'ACT16841 can be used as two 10-bit latches or one 20-bit latch. The 20 latches are transparent D-type. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels that were set up at the D inputs.

registers, I/O ports, bidirectional bus drivers, and

working registers.

A buffered output-enable $(1\overline{OE} \text{ or } 2\overline{OE})$ input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

2Q10 🛛 27

28

2OE L

30 2D10

29 2LE

OE does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

54ACT16841, 74ACT16841 20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS SCAS174A – MAY 1991 – REVISED APRIL 1996

description (continued)

The 74ACT16841 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16841 is characterized for operation over the full military temperature range of -55° C to 125° C. The 74ACT16841 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE
(each 10-bit latch)

	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	н	L	L
L	L	Х	Q ₀
н	Х	Х	Z

logic symbol[†]


	4		_	
1 <mark>0E</mark>	1	EN2		
1LE	56	C1		
2 <mark>0E</mark>	28	EN4		
2LE	29	C3		
		5	┍┛	
1D1	55	1D 2		2 — 1Q1
1D2	54		-	3 — 1Q2
1D3	52		-	5 — 1Q3
1D3	51			6 — 1Q4
	49	 		8
1D5	48	ļ	-	— 1Q5 9
1D6	47		- 10	- 1Q6
1D7	45		- 1:	— 1Q7
1D8	44		- 1:	— 1Q8
1D9		-		— 1Q9
1D10	43	-	- 1 [,]	4 — 1Q10
2D1	42	3D 4	□ 1	5 — 2Q1
2D2	41		- 10	6 — 2Q2
	40		- 1	7
2D3	38	 	- 1	- 2Q3
2D4	37	ļ	2	2Q4
2D5	36		2	- 2Q5 1
2D6	34		2	— 2Q6 3
2D7	33		2	— 2Q7
2D8		-		— 2Q8
2D9	31	-	- 20	— 2Q9
2D10	30	-	2	7 — 2Q10

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCAS174A - MAY 1991 - REVISED APRIL 1996

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$\dots \dots \dots -0.5$ V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±500 mA
Maximum package power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note	2): DGG package 1 W
	DL package 1.4 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 3)

		54ACT16841			74	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		4	2			V
VIL	Low-level input voltage		NI/	0.8			0.8	V
VI	Input voltage	0	RE	VCC	0		VCC	V
Vo	Output voltage	0	7	VCC	0		VCC	V
ЮН	High-level output current		22	-24			-24	mA
IOL	Low-level output current	20°.	5	24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
ТА	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCAS174A - MAY 1991 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	N	T,	A = 25°0	;	54ACT	16841	74ACT	16841	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		4.5 V	4.4			4.4		4.4		
	I _{OH} =–50 μA	5.5 V	5.4			5.4		5.4		
VOH	$I_{OH} = -24 \text{ mA}$	4.5 V	3.94			3.8		3.8		V
	IOH = -24 IIIA	5.5 V	4.94			4.8	2	4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85	ĬE	3.85		
	l _{OL} = 50 μA	4.5 V			0.1		Q 0.1		0.1	
	$OL = 30 \mu A$	5.5 V			0.1	L.	Q 0.1		0.1	
VOL	lat = 24 mA	4.5 V			0.36	70	0.44		0.44	
	I _{OL} = 24 mA	5.5 V			0.36	00	0.44		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V				40	1.65		1.65	
lj	$V_{I} = V_{CC} \text{ or } GND$	5.5 V			±0.1		±1		±1	μΑ
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μA
Icc	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		80		80	μA
ΔI_{CC}^{\ddagger}	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			0.9		1		1	mA
Ci	$V_{I} = V_{CC} \text{ or } GND$	5 V		3						pF
Co	$V_{O} = V_{CC} \text{ or } GND$	5 V		11						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡]This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range, $V_{CC} = 5 V \pm 0.5 V$ (unless otherwise noted) (see Figure 1)

			T _A = 2	25°C	54ACT	16841	74ACT	16841	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	t _W Pulse duration, LE high				4	6	4		ns
t _{su}	Setup time, data before LE \downarrow		1.5		1.5	N. W	1.5		ns
t.	Hold time, data after LE↓	High	3		3		3		-
^t h		Low	4.5		4.5		4.5		ns

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	₄ = 25°C	;	54ACT	16841	74ACT16841		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	D	Q	4	7.1	10.3	4	11.8	4	11.8	
^t PHL	D	ý	3.2	6.9	11	3.2	12.2	3.2	12.2	ns
^t PLH	LE	Q	4.5	7.7	11.3	4.5	12.7	4.5	12.7	ns
^t PHL	LC	Q	4.3	7.8	11.4	4.3	² 12.7	4.3	12.7	
^t PZH	OE	Q	3.1	6.4	10.1	3.	11.3	3.1	11.3	20
^t PZL	OE	Q	3.8	7.6	12.1	3.8	13.7	3.8	13.7	ns
^t PHZ	OE	Q	4	7.3	9.5	2 4	10.2	4	10.2	
^t PLZ	OE	Ŷ	4	6.8	8.9	4	9.6	4	9.6	ns


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCAS174A - MAY 1991 - REVISED APRIL 1996

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	TYP	UNIT		
C _{pd} Power dissipation capacitance	Dower dissipation conscitance	Outputs enabled	$C_1 = 50 \text{pF}$	f = 1 MHz	41	nE.
		Outputs disabled	CL = 50 pr,	f = 1 MHz	10	рF



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
74ACT16841DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16841	Samples
74ACT16841DLG4	ACTIVE	SSOP	DL	56	20	TBD	Call TI	Call TI	-40 to 85		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
74ACT16841DL	DL	SSOP	56	20	473.7	14.24	5110	7.87

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated