## ADC32RF82 Dual-Channel, 2457.6-MSPS Telecom Receiver and Feedback Device

## 1 Features

- 14-Bit, Dual-Channel, 2457.6-MSPS ADC
- Noise Floor: -154.1 dBFS/Hz
- RF Input Supports Up to 4.0 GHz
- Aperture Jitter: 90 fs
- Channel Isolation: 95 dB at $\mathrm{f}_{\mathrm{IN}}=1.8 \mathrm{GHz}$
- Spectral Performance ( $\mathrm{f}_{\mathrm{I}}=900 \mathrm{MHz},-2 \mathrm{dBFS}$ ):
- SNR: 61.2 dBFS
- SFDR: 67-dBc HD2, HD3
- SFDR: 81-dBc Worst Spur
- Spectral Performance ( $\mathrm{f}_{\mathrm{I}}=1.85 \mathrm{GHz},-2 \mathrm{dBFS}$ ):
- SNR: 58.7 dBFS
- SFDR: 71-dBc HD2, HD3
- SFDR: 76-dBc Worst Spur
- On-Chip Digital Down-Converters:
- Up to 4 DDCs (Dual-Band Mode)
- Up to 3 Independent NCOs per DDC
- On-Chip Input Clamp for Overvoltage Protection
- Programmable On-Chip Power Detectors with Alarm Pins for AGC Support
- On-Chip Dither
- On-Chip Input Termination
- Input Full-Scale: $1.35 \mathrm{~V}_{\text {PP }}$
- Support for Multi-Chip Synchronization
- JESD204B Interface:
- Subclass 1-Based Deterministic Latency
- 4 Lanes Per Channel at 12.5 Gbps
- Power Dissipation: 3.0 W/Ch at 2457.6 MSPS
- 72-Pin VQFN Package ( $10 \mathrm{~mm} \times 10 \mathrm{~mm}$ )


## 2 Applications

- Multi-Carrier GSM Cellular Infrastructure Base Stations
- Telecommunications Receivers
- DPD Observation Receivers
- Backhaul Receivers
- RF Repeaters and Distributed Antenna Systems


## 3 Description

The ADC32RF82 is a 14 -bit, 2457.6-MSPS, dualchannel telecom receiver and feedback device family that supports RF sampling with input frequencies up to 4 GHz and beyond. Designed for high signal-tonoise ratio (SNR), the ADC32RF82 delivers a noise spectral density of $-154.1 \mathrm{dBFS} / \mathrm{Hz}$ as well as dynamic range and channel isolation over a large input frequency range. The buffered analog input with on-chip termination provides uniform input impedance across a wide frequency range and minimizes sample-and-hold glitch energy.
Each channel can be connected to a dual-band, digital down-converter (DDC) with up to three independent, 16-bit numerically-controlled oscillators (NCOs) per DDC for phase-coherent frequency hopping. Additionally, the ADC is equipped with frontend peak and RMS power detectors and alarm functions to support external automatic gain control (AGC) algorithms.
The ADC32RF82 supports the JESD204B serial interface with subclass 1-based deterministic latency using data rates up to 12.5 Gbps with up to four lanes per ADC. The device is offered in a 72 -pin VQFN package ( $10 \mathrm{~mm} \times 10 \mathrm{~mm}$ ) and supports the industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$.

| Device Information $^{(1)}$ |  |  |
| :---: | :---: | :---: |
| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
| ADC32RF82 | VQFN $(72)$ | $10.00 \mathrm{~mm} \times 10.00 \mathrm{~mm}$ |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Simplified Block Diagram



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## Table of Contents

1 Features ..... 1
2 Applications ..... 1
3 Description ..... 1
4 Revision History ..... 2
5 Pin Configuration and Functions ..... 3
6 Specifications ..... 5
6.1 Absolute Maximum Ratings ..... 5
6.2 ESD Ratings ..... 5
6.3 Recommended Operating Conditions ..... 5
6.4 Thermal Information ..... 5
6.5 Electrical Characteristics. ..... 6
6.6 AC Performance Characteristics: $\mathrm{f}_{\mathrm{S}}=2457.6$ MSPS ..... 7
6.7 AC Performance Characteristics: $\mathrm{f}_{\mathrm{S}}=2211.84$ MSPS ..... 9
6.8 AC Performance Characteristics: $\mathrm{f}_{\mathrm{S}}=1966.08$ MSPS ..... 9
6.9 Digital Requirements. ..... 10
6.10 Timing Requirements ..... 11
6.11 Typical Characteristics ..... 13
7 Parameter Measurement Information ..... 24
7.1 Input Clock Diagram ..... 24
8 Detailed Description ..... 25
8.1 Overview ..... 25
8.2 Functional Block Diagram ..... 25
8.3 Feature Description ..... 26
8.4 Device Functional Modes ..... 53
8.5 Register Maps ..... 66
9 Application and Implementation ..... 131
9.1 Application Information ..... 131
9.2 Typical Application ..... 139
10 Power Supply Recommendations ..... 141
11 Layout. ..... 141
11.1 Layout Guidelines ..... 141
11.2 Layout Example ..... 142
12 Device and Documentation Support ..... 143
12.1 Documentation Support ..... 143
12.2 Receiving Notification of Documentation Updates ..... 143
12.3 Community Resources. ..... 143
12.4 Trademarks ..... 143
12.5 Electrostatic Discharge Caution. ..... 143
12.6 Glossary ..... 143
13 Mechanical, Packaging, and Orderable Information ..... 143

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| DATE | REVISION | NOTES |
| :---: | :---: | :---: |
| September 2017 | $*$ | Initial release. |

ADC32RF82
www.ti.com

## 5 Pin Configuration and Functions



Pin Functions

| NAME | NO. | I/O | DESCRIPTION |
| :--- | :---: | :---: | :--- |
| INPUT, REFERENCE |  |  |  |
| INAM | 41 |  |  |
| INAP | 42 |  | Differential analog input for channel A |
| INBM | 14 | I | Differential analog input for channel B |
| INBP | 13 |  | O |
| CM | 22 | Common-mode voltage for analog inputs, 1.2 V |  |

Pin Functions (continued)

| NAME | NO. |  | I/O | DESCRIPTION |  |
| :--- | :--- | :---: | :--- | :--- | :---: |
| CLOCK, SYNC | 28 | I | Differential clock input for the analog-to-digital converter (ADC). <br> This pin has an internal differential 100- $\Omega$ termination. |  |  |
| CLKINM | 27 |  |  | External SYSREF input. This pin has an internal, differential 100- $\Omega$ termination and <br> requires external biasing. |  |
| CLKINP | 34 |  | GPIO control pin; configured through the SPI. This pin can be configured to be <br> either a fast overrange output for channel A and B, a fast detect alarm signal from <br> the peak power detect, or a numerically-controlled oscillator (NCO) control. <br> GPIO 4 (pin 63) can also be configured as a single-ended SYNCB input. |  |  |
| SYSREFM | 33 | 19 | I/O | 20 |  |
| SYSREFP | 21 | 63 |  |  |  |
| GPIO1 |  |  |  |  |  |

CONTROL, SERIAL

| RESET | 48 | I | Hardware reset; active high. This pin has an internal $20-\mathrm{k} \Omega$ pulldown resistor. |
| :--- | :---: | :---: | :--- |
| SCLK | 6 | I | Serial interface clock input. This pin has an internal $20-\mathrm{k} \Omega$ pulldown resistor. |
| SDIN | 5 | I/O | Serial interface data input. This pin has an internal 20 - $\Omega$ pulldown resistor. SDIN <br> can be data input in 4-wire mode, data input and output in 3 wire-mode. |
| SEN | 7 | I | Serial interface enable. This pin has an internal 20-k $\Omega$ pullup resistor to DVDD. |
| SDOUT | 50 | O | Serial interface data output in 4-wire mode |
| PDN | I | Power down; active high. This pin can be configured through an SPI register setting <br> and can be configured to a fast overrange output channel B through the SPI. <br> This pin has an internal 20-k $\Omega$ pulldown resistor. |  |

## DATA INTERFACE

| DAOM | 62 | O | JESD204B serial data output for channel A |
| :---: | :---: | :---: | :---: |
| DAOP | 61 |  |  |
| DA1M | 59 |  |  |
| DA1P | 58 |  |  |
| DA2M | 56 |  |  |
| DA2P | 55 |  |  |
| DA3M | 54 |  |  |
| DA3P | 53 |  |  |
| DB0M | 65 | O | JESD204B serial data output for channel B |
| DBOP | 66 |  |  |
| DB1M | 68 |  |  |
| DB1P | 69 |  |  |
| DB2M | 71 |  |  |
| DB2P | 72 |  |  |
| DB3M | 1 |  |  |
| DB3P | 2 |  |  |
| SYNCBM | 36 | 1 | Synchronization input for the JESD204B port. This pin has an LVDS or 1.8-V logic input, an optional on-chip 100- $\Omega$ termination, and is selectable through the SPI. This pin requires external biasing. |
| SYNCBP | 35 |  |  |

## POWER SUPPLY

| AVDD19 | $10,16,24,31,39,45$ | I | Analog 1.9-V power supply |
| :--- | :---: | :---: | :--- |
| AVDD | $9,12,15,17,25,30$, <br> $38,40,43,44,46$ | I | Analog 1.15-V power supply |
| DVDD | $4,8,47,51,57,64,70$ | I | Digital 1.15 V-power supply, including the JESD204B transmitter |
| GND | $3,18,23,26,29,32$, <br> $37,49,52,60,67$ | I | Ground; shorted to thermal pad inside device |

ADC32RF82
www.ti.com

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  | AVDD19 | -0.3 | 2.1 |  |
| Supply voltage range | AVDD | -0.3 | 1.4 | V |
|  | DVDD | -0.3 | 1.4 |  |
|  | INAP, INAM and INBP, INBM | -0.3 | AVDD19 + 0.3 |  |
|  | CLKINP, CLKINM | -0.3 | AVDD + 0.6 |  |
| Voltage applied to input pins | SYSREFP, SYSREFM, SYNCBP, SYNCBM | -0.3 | AVDD + 0.6 | V |
|  | SCLK, SEN, SDIN, RESET, PDN, GPIO1, GPIO2, GPIO3, GPIO4 | -0.2 | AVDD19 + 0.2 |  |
| Voltage applied to output pins |  | -0.3 | 2.2 | V |
|  | Operating free-air, $\mathrm{T}_{\mathrm{A}}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| Temperature | Storage, $\mathrm{T}_{\text {stg }}$ | -65 | 150 |  |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

| $\mathrm{V}_{(\text {ESD })} \quad$ Electrostatic discharge |  | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ${ }^{(1)}$ | VALUE | UNIT |
| :--- | :--- | :---: | :---: | :---: |
|  | Charged-device model (CDM), per JEDEC specification JESD22-C101 ${ }^{(2)}$ | $\pm 1000$ | V |  |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage ${ }^{(1)}$ | AVDD19 | 1.8 | 1.9 | 2.0 | V |
|  | AVDD | 1.1 | 1.15 | 1.25 |  |
|  | DVDD | 1.1 | 1.15 | 1.2 |  |
| Temperature | Operating free-air, $\mathrm{T}_{\mathrm{A}}$ | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
|  | Operating junction, $T_{J}$ |  | $105^{(2)}$ | 125 |  |

(1) Always power up the DVDD supply ( 1.15 V ) before the AVDD19 ( 1.9 V ) supply. The AVDD ( 1.15 V ) supply can come up in any order.
(2) Prolonged use above this junction temperature may increase the device failure-in-time (FIT) rate.

### 6.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | ADC32RF82 | UNIT |
| :---: | :---: | :---: | :---: |
|  |  | RMP (VQFN) |  |
|  |  | 72 PINS |  |
| $\mathrm{R}_{\text {өJA }}$ | Junction-to-ambient thermal resistance | 21.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\theta \mathrm{JC} \text { (top) }}$ | Junction-to-case (top) thermal resistance | 4.4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {日JB }}$ | Junction-to-board thermal resistance | 2.0 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\psi_{\text {JT }}$ | Junction-to-top characterization parameter | 0.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\psi_{\text {JB }}$ | Junction-to-board characterization parameter | 2.0 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\theta \mathrm{JC} \text { (bot) }}$ | Junction-to-case (bottom) thermal resistance | 0.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## ADC32RF82

SBAS869 -SEPTEMBER 2017
www.ti.com

### 6.5 Electrical Characteristics

typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$; minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and chip sampling rate $=2457.6 \mathrm{MSPS}, 50 \%$ clock duty cycle, DDC-bypassed performance, $\mathrm{AVDD} 19=1.9 \mathrm{~V}, \mathrm{AVDD}=1.15 \mathrm{~V}$, $\mathrm{DVDD}=1.15 \mathrm{~V},-2-\mathrm{dBFS}$ differential input, and 0 -dB digital gain (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER CONSUMPTION ${ }^{(1)}$ (Dual-Channel Operation, Both Channels A and B are Active; Divide-by-4, Complex Output Mode ${ }^{(2)}$ ) |  |  |  |  |  |
| $\mathrm{I}_{\text {AVDD19 }}$ | 1.9-V analog supply current | $\mathrm{f}_{\mathrm{S}}=2457.6 \mathrm{MSPS}$ | 1729 | 1950 | mA |
| $\mathrm{I}_{\text {AVDD }}$ | 1.15-V analog supply current | $\mathrm{f}_{\mathrm{S}}=2457.6 \mathrm{MSPS}$ | 850 | 1153 | mA |
| $\mathrm{I}_{\text {DVDD }}$ | 1.15-V digital supply current | $\mathrm{f}_{\mathrm{S}}=2457.6 \mathrm{MSPS}$ | 1500 | 1760 | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | $\mathrm{f}_{\mathrm{S}}=2457.6 \mathrm{MSPS}$ | 5.99 | 6.86 | W |
|  | Global power-down power dissipation |  | 360 |  | mW |
| ANALOG INPUTS |  |  |  |  |  |
|  | Resolution |  | 14 |  | Bits |
|  | Differential input full-scale |  | 1.35 |  | $V_{\text {PP }}$ |
| $\mathrm{V}_{\text {IC }}$ | Input common-mode voltage |  | $1.2{ }^{(3)}$ |  | V |
| $\mathrm{R}_{\mathrm{IN}}$ | Input resistance | Differential resistance at dc | 65 |  | $\Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | Differential capacitance at dc | 2 |  | pF |
|  | $\mathrm{V}_{\mathrm{CM}}$ common-mode voltage output |  | 1.2 |  | V |
|  | Analog input bandwidth (-3-dB point) | ADC driven with $50-\Omega$ source | 3200 |  | MHz |
| ISOLATION |  |  |  |  |  |
| Crosstalk isolation between channel $A$ and channel $B^{(4)}$ |  | $\mathrm{fiN}^{\mathrm{I}}=100 \mathrm{MHz}$ | 100 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}$ | 99 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=1800 \mathrm{MHz}$ | 95 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=2700 \mathrm{MHz}$ | 86 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=3500 \mathrm{MHz}$ | 85 |  |  |
| CLOCK INPUT ${ }^{(5)}$ |  |  |  |  |  |
|  | Input clock frequency |  | $1.5 \quad 2.5$ |  | GSPS |
|  | Differential (peak-to-peak) input clock amplitude |  | $0.5 \quad 1.5$ | 2.5 | $V_{P P}$ |
|  | Input clock duty cycle |  | 45\% 50\% | 55\% |  |
|  | Internal clock biasing |  | 1.0 |  | V |
|  | Internal clock termination (differential) |  | 100 |  | $\Omega$ |

(1) See the Power Consumption in Different Modes section for more details.
(2) Full-scale signal is applied to the analog inputs of all active channels.
(3) When used in dc-coupling mode, the common-mode voltage at the analog inputs should be kept within $\mathrm{V}_{\mathrm{CM}} \pm 25 \mathrm{mV}$ for best performance.
(4) Crosstalk is measured with a $-2-\mathrm{dBFS}$ input signal on aggressor channel and no input on the victim channel.
(5) See Figure 64.

### 6.6 AC Performance Characteristics: $\boldsymbol{f}_{\mathrm{s}}=\mathbf{2 4 5 7 . 6}$ MSPS

typical values specified at an ambient temperature of $25^{\circ} \mathrm{C}$; minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and chip sampling rate $=2457.6 \mathrm{MSPS}, 50 \%$ clock duty cycle, DDC-bypassed performance ${ }^{(1)}$, $\mathrm{AVDD} 19=1.9 \mathrm{~V}, \mathrm{AVDD}=1.15 \mathrm{~V}$, $\mathrm{DVDD}=1.15 \mathrm{~V},-2-\mathrm{dBFS}$ differential input, and $0-\mathrm{dB}$ digital gain (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN ${ }^{(2)}$ NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SNR | Signal-to-noise ratio | $\mathrm{f}_{\text {IN }}=100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 62.5 |  | dBFS |
|  |  | $\mathrm{f}_{\text {IN }}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 61.2 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | $55 \quad 58.7$ |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=2100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 57.9 |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=2600 \mathrm{MHz}$, $\mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 56.0 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=3500 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}{ }^{(3)}=-3 \mathrm{dBFS}$ with 2-dB gain | 54.2 |  |  |
| NSD | Noise spectral density averaged across the Nyquist zone | $\mathrm{f}_{\mathrm{I}}=100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 153.4 |  | dBFS/Hz |
|  |  | $\mathrm{f}_{\text {IN }}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 152.1 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 149.6 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=2100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 148.8 |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=2600 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 146.9 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=3500 \mathrm{MHz}$, $\mathrm{A}_{\text {OuT }}{ }^{(3)}=-3 \mathrm{dBFS}$ with 2-dB gain | 145.1 |  |  |
|  | Small-signal SNR | $\mathrm{f}_{\text {IN }}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-40 \mathrm{dBFS}$ | 63.3 |  | dBFS |
| $\mathrm{NF}^{(4)}$ | Noise figure | $\mathrm{f}_{\text {IN }}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-40 \mathrm{dBFS}$ | 24.7 |  | dB |
| SINAD | Signal-to-noise and distortion ratio | $\mathrm{f}_{\text {IN }}=100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 62.0 |  | dBFS |
|  |  | $\mathrm{f}_{\text {IN }}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 60.0 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 58.4 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=2100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 57.5 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=2600 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 54.6 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=3500 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}{ }^{(3)}=-3 \mathrm{dBFS}$ with 2-dB gain | 47.1 |  |  |
| ENOB | Effective number of bits | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 10.0 |  | Bits |
|  |  | $\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 9.7 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 9.4 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=2100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 9.3 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=2600 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 8.8 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=3500 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}{ }^{(3)}=-3 \mathrm{dBFS}$ with 2-dB gain | 7.5 |  |  |
| SFDR | Spurious-free dynamic range | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 71 |  | dBc |
|  |  | $\mathrm{f}_{\text {IN }}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 67 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 71 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=2100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 69 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=2600 \mathrm{MHz}$, $\mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 59 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=3500 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}{ }^{(3)}=-3 \mathrm{dBFS}$ with 2-dB gain | 47 |  |  |
| HD2 | Second-order harmonic distortion | $\mathrm{f}_{\text {IN }}=100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 71 |  | dBc |
|  |  | $\mathrm{f}_{\text {IN }}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 67 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 72 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=2100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 69 |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=2700 \mathrm{MHz}$, $\mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 59 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=3500 \mathrm{MHz}, \mathrm{A}_{\text {Out }}{ }^{(3)}=-3 \mathrm{dBFS}$ with 2-dB gain | 48 |  |  |

(1) Performance is shown with DDC bypassed. When DDC is enabled, performance improves by the decimation filtering process.
(2) Minimum values are specified at $\mathrm{A}_{\text {Out }}=-3 \mathrm{dBFS}$.
(3) Output amplitude, A A OUt, refers to the signal amplitude in the ADC digital output that is same as the analog input amplitude, $A_{\text {IN }}$, except when the digital gain feature is used. If digital gain is $G$, then $A_{\text {OUT }}=G+A_{I N}$.
(4) The ADC internal resistance $=65 \Omega$, the driving source resistance $=50 \Omega$.

## AC Performance Characteristics: $\boldsymbol{f}_{\mathbf{s}}=\mathbf{2 4 5 7 . 6}$ MSPS (continued)

typical values specified at an ambient temperature of $25^{\circ} \mathrm{C}$; minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and chip sampling rate $=2457.6 \mathrm{MSPS}, 50 \%$ clock duty cycle, DDC-bypassed performance ${ }^{(1)}$, AVDD19 $=1.9 \mathrm{~V}, \mathrm{AVDD}=1.15 \mathrm{~V}$, $\mathrm{DVDD}=1.15 \mathrm{~V},-2-\mathrm{dBFS}$ differential input, and 0 -dB digital gain (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN ${ }^{(2)}$ NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| HD3 | Third-order harmonic distortion | $\mathrm{f}_{\text {IN }}=100 \mathrm{MHz}$, $\mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 80 |  | dBc |
|  |  | $\mathrm{fin}^{\text {m }}=900 \mathrm{MHz}$, $\mathrm{A}_{\text {OUt }}=-2 \mathrm{dBFS}$ | 73 |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | $59 \quad 75$ |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=2100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 76 |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=2600 \mathrm{MHz}$, $\mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 73 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=3500 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}{ }^{(3)}=-3 \mathrm{dBFS}$ with 2-dB gain | 48 |  |  |
| $\begin{aligned} & \text { HD4, } \\ & \text { HD5 } \end{aligned}$ | Fourth- and fifth-order harmonic distortion | $\mathrm{fin}_{\text {I }}=100 \mathrm{MHz}$, $\mathrm{A}_{\text {OUt }}=-2 \mathrm{dBFS}$ | 90 |  | dBc |
|  |  | $\mathrm{f}_{\text {IN }}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 86 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | $68 \quad 91$ |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=2100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 87 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=2600 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 91 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=3500 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}{ }^{(3)}=-3 \mathrm{dBFS}$ with 2-dB gain | 85 |  |  |
| IL spur | Interleaving spurs: <br> $\mathrm{f}_{\mathrm{S}} / 2-\mathrm{f}_{\mathrm{I}}$, <br> $\mathrm{f}_{\mathrm{S}} / 4 \pm \mathrm{f}_{\mathrm{IN}}$ | $\mathrm{f}_{\mathrm{I}}=100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 91 |  | dBc |
|  |  | $\mathrm{fin}^{\text {a }}=900 \mathrm{MHz}$, $\mathrm{A}_{\text {OUt }}=-2 \mathrm{dBFS}$ | 87 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 63 82 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=2100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 84 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=2600 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 78 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=3500 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}{ }^{(3)}=-3 \mathrm{dBFS}$ with 2-dB gain | 75 |  |  |
| HD2 IL | Interleaving spur for HD2: $\mathrm{f}_{\mathrm{S}} / 2-\mathrm{HD} 2$ | $\mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 90.0 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{I}}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 85.0 |  |  |
|  |  | $\mathrm{f}_{\text {IN }}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 80.0 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=2100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 80.0 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=2600 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 79.0 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=3500 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}{ }^{(3)}=-3 \mathrm{dBFS}$ with 2-dB gain | 66.0 |  |  |
| Worst spur | Spurious-free dynamic range (excluding HD2, HD3, HD4, HD5, and interleaving spurs IL and HD2 IL) | $\mathrm{f}_{\mathrm{N}}=100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 85.0 |  | dBc |
|  |  | $\mathrm{f}_{\text {IN }}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 81.0 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 76.0 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=2100 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 76.0 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=2600 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 75.0 |  |  |
|  |  | $\mathrm{f}_{\mathrm{IN}}=3500 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}{ }^{(3)}=-3 \mathrm{dBFS}$ with 2-dB gain | 71.0 |  |  |
| IMD3 | Two-tone, third-order intermodulation distortion | $\begin{aligned} & \mathrm{f}_{\mathrm{IN1} 1}=900 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=950 \mathrm{MHz}, \\ & \mathrm{~A}_{\text {OUT }}=-8 \mathrm{dBFS} \text { (each tone) } \end{aligned}$ | 75 |  | dBFS |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN} 1}=1770 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=1790 \mathrm{MHz}, \\ & \mathrm{~A}_{\text {OUT }}=-8 \mathrm{dBFS} \text { (each tone) } \end{aligned}$ | 76 |  |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN} 1}=2090 \mathrm{MHz}, \mathrm{f}_{\mathrm{I} 2}=2100 \mathrm{MHz}, \\ & \mathrm{~A}_{\mathrm{OUT}}=-8 \mathrm{dBFS} \text { (each tone) } \end{aligned}$ | 76 |  |  |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{IN} 1}=2590 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=2600 \mathrm{MHz}, \\ & \mathrm{~A}_{\text {OUT }}=-8 \mathrm{dBFS} \text { (each tone) } \end{aligned}$ | 65 |  |  |

### 6.7 AC Performance Characteristics: $\mathrm{f}_{\mathrm{S}}=\mathbf{2 2 1 1 . 8 4}$ MSPS

typical values specified at an ambient temperature of $25^{\circ} \mathrm{C}$; minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and chip sampling rate $=2211.84 \mathrm{MSPS}, 50 \%$ clock duty cycle, DDC-bypassed performance, $\mathrm{AVDD} 19=1.9 \mathrm{~V}, \mathrm{AVDD}=1.15 \mathrm{~V}, \mathrm{DVDD}=1.15 \mathrm{~V},-2-\mathrm{dBFS}$ differential input, and $0-\mathrm{dB}$ digital gain (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SNR | Signal-to-noise ratio | $\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 61.4 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 58.9 |  |  |
| SFDR | Spurious-free dynamic range | $\mathrm{f}_{\text {IN }}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 67.0 |  | dBc |
|  |  | $\mathrm{f}_{\text {IN }}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 69.0 |  |  |
| HD2 | Second-order harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 73.0 |  | dBc |
|  |  | $\mathrm{fiN}_{\text {I }}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 70.0 |  |  |
| HD3 | Third-order harmonic distortion | $\mathrm{fin}_{\text {I }}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 68.0 |  | dBc |
|  |  | $\mathrm{f}_{\text {IN }}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 74.0 |  |  |
| IL spur | Interleaving spurs: <br> $\mathrm{f}_{\mathrm{S}} / 2-\mathrm{f}_{\mathrm{I}}$, <br> $\mathrm{f}_{\mathrm{S}} / 4 \pm \mathrm{f}_{\mathrm{IN}}$ | $\mathrm{f}_{\text {IN }}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 88.0 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 82.0 |  |  |
| HD2 IL | Interleaving spur for HD2: $\mathrm{f}_{\mathrm{S}} / 2-\mathrm{HD} 2$ | $\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 82.0 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 84.0 |  |  |

### 6.8 AC Performance Characteristics: $\mathrm{f}_{\mathrm{S}}=1966.08$ MSPS

typical values specified at an ambient temperature of $25^{\circ} \mathrm{C}$; minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and chip sampling rate $=1966.08 \mathrm{MSPS}, 50 \%$ clock duty cycle, DDC-bypassed performance, $\mathrm{AVDD} 19=1.9 \mathrm{~V}, \mathrm{AVDD}=1.15 \mathrm{~V}, \mathrm{DVDD}=1.15 \mathrm{~V},-2-\mathrm{dBFS}$ differential input, and 0 -dB digital gain (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SNR | Signal-to-noise ratio | $\mathrm{f}_{\text {IN }}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 61.0 |  | dBFS |
|  |  | $\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 58.7 |  |  |
| SFDR | Spurious-free dynamic range | $\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 65.0 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUt }}=-2 \mathrm{dBFS}$ | 67.0 |  |  |
| HD2 | Second-order harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUt }}=-2 \mathrm{dBFS}$ | 68.0 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 67.0 |  |  |
| HD3 | Third-order harmonic distortion | $\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 70.0 |  | dBc |
|  |  | $\mathrm{f}_{\text {IN }}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 77.0 |  |  |
| IL spur | Interleaving spurs:$\begin{aligned} & f_{\mathrm{S}} / 2-f_{\mathrm{fN}}, \\ & \mathrm{f}_{\mathrm{S}} / 4 \pm \mathrm{f}_{\mathrm{IN}} \\ & \hline \end{aligned}$ | $\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 86.0 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 84.0 |  |  |
| HD2 IL | Interleaving spur for HD2: $\mathrm{f}_{\mathrm{S}} / 2$ - HD2 | $\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 81.0 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$ | 84.0 |  |  |

## ADC32RF82

SBAS869 -SEPTEMBER 2017
www.ti.com

### 6.9 Digital Requirements

typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$; minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and chip sampling rate $=2457.6 \mathrm{MSPS}$, DDC bypassed performance, $50 \%$ clock duty cycle, $\mathrm{AVDD} 19=1.9 \mathrm{~V}, \mathrm{AVDD}=1.15 \mathrm{~V}, \mathrm{DVDD}=1.15 \mathrm{~V},-2-\mathrm{dBFS}$ differential input, and $0-\mathrm{dB}$ digital gain (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS (RESET, SCLK, SEN, SDIN, PDN, GPIO1, GPIO2, GPIO3, GPIO4) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 0.8 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{H}}$ | High-level input current |  | 50 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LL }}$ | Low-level input current |  | -50 |  | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance |  | 4 |  | pF |
| DIGITAL OUTPUTS (SDOUT, GPIO1, GPIO2, GPIO3, GPIO4) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | AVDD19 $-0.1$ <br> AVDD19 |  | V |
| V ${ }_{\text {OL }}$ | Low-level output voltage |  |  | 0.1 | V |
| DIGITAL INPUTS (SYSREFP and SYSREFM; SYNCBP and SYNCBM; Requires External Biasing) |  |  |  |  |  |
| $\mathrm{V}_{\text {ID }}$ | Differential input voltage |  | $350 \quad 450$ | 800 | mV PP |
| $\mathrm{V}_{\text {CM }}$ | Input common-mode voltage |  | 1.05 1.2 | 1.325 | V |
| DIGITAL OUTPUTS (JESD204B Interface: DA[3:0], DB[3:0], Meets JESD204B LV-0IF-11G-SR Standard) |  |  |  |  |  |
| \|Vod | Output differential voltage |  | 700 |  | mV PP |
| \|V ${ }_{\text {OCM }}$ | Output common-mode voltage |  | 450 |  | mV |
|  | Transmitter short-circuit current | Transmitter pins shorted to any voltage between -0.25 V and 1.45 V | -100 | 100 | mA |
|  | Single-ended output impedance |  | 50 |  | $\Omega$ |
| Co | Output capacitance | Output capacitance inside the device, from either output to ground | 2 |  | pF |

### 6.10 Timing Requirements

typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$; minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and chip sampling rate $=2457.6 \mathrm{MSPS}, 50 \%$ clock duty cycle, DDC-bypassed performance, $\mathrm{AVDD} 19=1.9 \mathrm{~V}, \mathrm{AVDD}=1.15 \mathrm{~V}, \mathrm{DVDD}=1.15 \mathrm{~V},-2-\mathrm{dBFS}$ differential input, and $0-\mathrm{dB}$ digital gain (unless otherwise noted)

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SAMPLE TIMING |  |  |  |  |  |  |
| Aperture delay |  |  | 250 |  | 750 | ps |
| Aperture delay matching between two channels on the same device |  |  |  | $\pm 15$ |  | ps |
| Aperture delay matching between two devices at the same temperature and supply voltage |  |  |  | $\pm 150$ |  | ps |
| Aperture jitter, clock amplitude $=2 \mathrm{~V}_{\text {PP }}$ |  |  |  | 90 |  | $\mathrm{f}_{\text {S }}$ |
| Latency (1) (2) | Data latency, ADC sample to digital output | DDC block bypassed ${ }^{(3)}$, LMFS $=8224$ |  | 424 |  | Input clock cycles |
| Fast overrange latency, ADC sample to FOVR indication on GPIO pins |  |  |  | 70 |  |  |
| Propagation delay time: logic gates and output buffer delay(does not change with $\mathrm{f}_{\mathrm{S}}$ ) |  |  |  | 6 |  | ns |
| SYSREF TIMING ${ }^{(4)}$ |  |  |  |  |  |  |
| $t_{\text {SU_SYSREF }}$ | SYSREF setup time: referenced to clock rising edge, 2457.6 MSPS |  | 140 | 70 |  | ps |
| $\mathrm{t}_{\text {H_SYSREF }}$ | SYSREF hold time: referenced to clock rising edge, 2457.6 MSPS |  | 50 | 20 |  | ps |
|  | Valid transition window sampling period: tSU_SYSREF - tH_SYSREF, 2457.6 MSPS |  | 143 |  |  | ps |
| JESD OUTPUT INTERFACE TIMING |  |  |  |  |  |  |
| UI | Unit interval: 12.5 Gbps |  | 80 | 100 | 400 | ps |
| Serial output data rate |  |  | 2.5 | 10.0 | 12.5 | Gbps |
| Rise, fall times: 1-pF, single-ended load capacitance to ground |  |  |  | 60 |  | ps |
| Total jitter: BER of 1E-15 and lane rate $=12.5 \mathrm{Gbps}$ |  |  |  | 25 |  | \%UI |
| Random jitter: BER of 1E-15 and lane rate $=12.5 \mathrm{Gbps}$ |  |  |  | 0.99 |  | \%UI, rms |
| Deterministic jitter: BER of $1 \mathrm{E}-15$ and lane rate $=12.5 \mathrm{Gbps}$ |  |  |  | 9.1 |  | $\begin{gathered} \text { \%UI, pk- } \\ \text { pk } \end{gathered}$ |

(1) Overall latency $=$ latency + tpD .
(2) Latency increases when the DDC modes are used; see Table 4.
(3) For latency in different DDC options, see Table 4.
(4) Common-mode voltage for the SYSREF input is kept at 1.2 V .

## ADC32RF82

SBAS869-SEPTEMBER 2017
www.ti.com

$\mathrm{V}_{\text {OCM }}$ is not the same as $\mathrm{V}_{\text {ICM }}$. Similarly, $\mathrm{V}_{\text {OD }}$ is not the same as $\mathrm{V}_{\text {ID }}$.
Figure 1. Logic Levels for Digital Inputs and Outputs


Figure 2. SYSREF Timing Diagram

ADC32RF82
www.ti.com

### 6.11 Typical Characteristics

typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$; minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and ADC sampling rate $=2457.6 \mathrm{MSPS}$, DDC bypassed performance, $50 \%$ clock duty cycle, $\mathrm{AVDD} 19=1.9 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.15 \mathrm{~V},-2-\mathrm{dBFS}$ differential input, and $0-\mathrm{dB}$ digital gain (unless otherwise noted)


Figure 3. FFT for $\mathbf{1 0 0}-\mathrm{MHz}$ Input Frequency


SNR $=62.2 \mathrm{dBFS} ;$ SFDR $=69 \mathrm{dBc}$;
$\mathrm{HD} 2=-69 \mathrm{dBc} ; \mathrm{HD} 3=-88 \mathrm{dBc} ;$ non HD2, $\mathrm{HD} 3=81 \mathrm{dBc}$; IL spur $=87 \mathrm{dBc} ; \mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$

Figure 5. FFT for 100-MHz Input Signal ( $\mathrm{f}_{\mathrm{S}}=1966.08 \mathrm{MSPS}$ )


SNR = $61.2 \mathrm{dBFS} ;$ SFDR $=65 \mathrm{dBc}$;
HD2 $=-65 \mathrm{dBc} ; \mathrm{HD} 3=-67 \mathrm{dBc}$; non HD2, HD3 $=80 \mathrm{dBc}$;
IL spur $=84 \mathrm{dBc} ; \mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}$
Figure 7. FFT for $900-\mathrm{MHz}$ Input Signal ( $\mathrm{f}_{\mathrm{S}}=\mathbf{2 2 1 1 . 8 4} \mathrm{MSPS}$ )


SNR $=62.5 \mathrm{dBFS} ;$ SFDR $=70 \mathrm{dBc}$;
HD2 $=-73 \mathrm{dBc} ; \mathrm{HD} 3=-70 \mathrm{dBc}$; non HD2, HD3 $=83 \mathrm{dBc}$;
IL spur $=85 \mathrm{dBc} ; \mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$
Figure 4. FFT for $100-\mathrm{MHz}$ Input Signal ( $\mathrm{f}_{\mathrm{S}}=\mathbf{2 2 1 1 . 8 4}$ MSPS)


SNR = $62.1 \mathrm{dBFS} ;$ SFDR $=76 \mathrm{dBc}$;
HD2 $=-76 \mathrm{dBc} ; \mathrm{HD} 3=-83 \mathrm{dBc}$; non HD2, HD3 $=82 \mathrm{dBc}$;
IL spur $=83 \mathrm{dBc} ; \mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}$
Figure 6. FFT for 900-MHz Input Signal


SNR = $61 \mathrm{dBFS} ;$ SFDR $=63 \mathrm{dBc}$;
$\mathrm{HD} 2=-63 \mathrm{dBc}$; HD3 $=-70 \mathrm{dBc}$; non HD2, HD3 $=78 \mathrm{dBc}$;
IL spur $=80 \mathrm{dBc} ; \mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}$
Figure 8. FFT for 900-MHz Input Signal ( $\mathrm{f}_{\mathrm{S}}=1966.08 \mathrm{MSPS}$ )

## Typical Characteristics (continued)

typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$; minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and ADC sampling rate $=2457.6 \mathrm{MSPS}$, DDC bypassed performance, $50 \%$ clock duty cycle, AVDD19 $=1.9 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.15 \mathrm{~V},-2-\mathrm{dBFS}$ differential input, and 0-dB digital gain (unless otherwise noted)


SNR = $58 \mathrm{dBFS} ;$ SFDR $=69 \mathrm{dBc}$;
HD2 $=-69 \mathrm{dBc} ;$ HD3 $=-75 \mathrm{dBc}$; non HD2, HD3 $=74 \mathrm{dBc}$; IL spur $=78 \mathrm{dBc} ; \mathrm{f}_{\mathrm{I}}=1850 \mathrm{MHz}$

Figure 9. FFT for $\mathbf{1 8 5 0}-\mathrm{MHz}$ Input Signal


SNR = $59 \mathrm{dBFS} ;$ SFDR $=70 \mathrm{dBc}$;
$\mathrm{HD2}=-70 \mathrm{dBc}$; HD3 $=-75 \mathrm{dBc}$; non HD2, HD3 $=76 \mathrm{dBc}$; IL spur $=80 \mathrm{dBc} ; \mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}$

Figure 11. FFT for 1850-MHz Input Signal (f $\mathrm{f}_{\mathrm{S}}=\mathbf{1 9 6 6 . 0 8}$ MSPS)


SNR = $58.3 \mathrm{dBFS} ;$ SFDR $=75 \mathrm{dBc}$;
$\mathrm{HD} 2=-77 \mathrm{dBc}$; HD3 $=-75 \mathrm{dBc}$; non HD2, HD3 $=78 \mathrm{dBc}$; IL spur $=77 \mathrm{dBc} ; \mathrm{f}_{\mathrm{IN}}=2100 \mathrm{MHz}$

Figure 13. FFT for $\mathbf{2 1 0 0}-\mathrm{MHz}$ Input Signal ( $\mathrm{f}_{\mathrm{S}}=\mathbf{2 2 1 1 . 8 4}$ MSPS)


SNR $=59.4 \mathrm{dBFS} ;$ SFDR $=78 \mathrm{dBc}$;
HD2 $=-82 \mathrm{dBc}$; HD3 $=-78 \mathrm{dBc}$; non HD2, HD3 $=79 \mathrm{dBc}$;

$$
\text { IL spur }=78 \mathrm{dBc} ; \mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}
$$

Figure 10. FFT for $1850-\mathrm{MHz}$ Input Signal ( $\mathrm{f}_{\mathrm{S}}=\mathbf{2 2 1 1 . 8 4} \mathrm{MSPS}$ )


SNR $=57.5 \mathrm{dBFS} ;$ SFDR $=70 \mathrm{dBc}$;
HD2 $=-70 \mathrm{dBc}$; HD3 $=-81 \mathrm{dBc}$; non HD2, HD3 $=75 \mathrm{dBc}$;
IL spur $=77 \mathrm{dBc} ; \mathrm{f}_{\mathrm{IN}}=2100 \mathrm{MHz}$
Figure 12. FFT for 2100-MHz Input Signal


SNR $=58.1 \mathrm{dBFS} ;$ SFDR $=62 \mathrm{dBc}$;
HD2 $=-62 \mathrm{dBc} ;$ HD3 $=-69 \mathrm{dBc}$; non HD2, HD3 $=75 \mathrm{dBc}$;
IL spur $=75 \mathrm{dBc} ; \mathrm{f}_{\mathrm{IN}}=2100 \mathrm{MHz}$
Figure 14. FFT for $\mathbf{2 1 0 0}-\mathrm{MHz}$ Input Signal ( $\mathrm{f}_{\mathrm{S}}=1966.08 \mathrm{MSPS}$ )

## Typical Characteristics (continued)

typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$; minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and ADC sampling rate $=2457.6 \mathrm{MSPS}$, DDC bypassed performance, $50 \%$ clock duty cycle, AVDD19 = $1.9 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.15 \mathrm{~V},-2-\mathrm{dBFS}$ differential input, and 0-dB digital gain (unless otherwise noted)


SNR = $55.4 \mathrm{dBFS} ;$ SFDR $=60 \mathrm{dBc}$;
HD2 $=-60 \mathrm{dBc} ;$ HD3 $=-67 \mathrm{dBc}$; non HD2, HD3 $=72 \mathrm{dBc}$; IL spur $=75 \mathrm{dBc} ; \mathrm{f}_{\mathrm{I}}=2600 \mathrm{MHz}$

Figure 15. FFT for $\mathbf{2 6 0 0}-\mathrm{MHz}$ Input Signal


SNR = $57.2 \mathrm{dBFS} ;$ SFDR $=70 \mathrm{dBc}$;
HD2 $=-70 \mathrm{dBc}$; HD3 $=-75 \mathrm{dBc}$; non HD2, HD3 $=75 \mathrm{dBc}$; IL spur $=78 \mathrm{dBc} ; \mathrm{f}_{\mathrm{IN}}=2600 \mathrm{MHz}$
Figure 17. FFT for $2600-\mathrm{MHz}$ Input Signal

$\mathrm{f}_{\mathrm{S}}=2457.6 \mathrm{MHz}, \mathrm{IMD}=75 \mathrm{dBFS}, \mathrm{A}_{\mathrm{IN}}=-8 \mathrm{dBFS}$
Figure 19. FFT for Two-Tone Input Signal $\left(-8 \mathrm{dBFS}, \mathrm{f}_{\mathrm{IN} 1}=900 \mathrm{MHz}, \mathrm{f}_{\mathrm{I} 2}=950 \mathrm{MHz}\right)$


SNR $=57.4 \mathrm{dBFS} ;$ SFDR $=69 \mathrm{dBc}$;
HD2 $=-69 \mathrm{dBc} ;$ HD3 $=-79 \mathrm{dBc}$; non HD2, HD3 $=77 \mathrm{dBc}$;

$$
\text { IL spur }=77 \mathrm{dBc} ; \mathrm{f}_{\mathrm{IN}}=2600 \mathrm{MHz}
$$

Figure 16. FFT for $\mathbf{2 6 0 0}-\mathrm{MHz}$ Input Signal ( $\mathrm{f}_{\mathrm{S}}=\mathbf{2 2 1 1 . 8 4} \mathrm{MSPS}$ )


SNR $=53.6 \mathrm{dBFS} ;$ SFDR $=47 \mathrm{dBc}$;
HD2 $=-50 \mathrm{dBc}$; HD3 $=-47 \mathrm{dBc}$; non HD2, HD3 $=70 \mathrm{dBc}$; IL spur $=67 \mathrm{dBc} ; \mathrm{f}_{\mathrm{IN}}=3500 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-3 \mathrm{dBFS}$ with $2-\mathrm{dB}$ gain

Figure 18. FFT for $3500-\mathrm{MHz}$ Input Signal

$\mathrm{f}_{\mathrm{S}}=2457.6 \mathrm{MHz}, \mathrm{IMD}=92 \mathrm{dBFS}, \mathrm{A}_{\mathrm{IN}}=-8 \mathrm{dBFS}$
Figure 20. FFT for Two-Tone Input Signal $\left(-36 \mathrm{dBFS}, \mathrm{f}_{\mathrm{IN} 1}=900 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=950 \mathrm{MHz}\right)$

## Typical Characteristics (continued)

typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$; minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and ADC sampling rate $=2457.6 \mathrm{MSPS}$, DDC bypassed performance, $50 \%$ clock duty cycle, AVDD19 $=1.9 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.15 \mathrm{~V},-2-\mathrm{dBFS}$ differential input, and 0-dB digital gain (unless otherwise noted)


Figure 21. FFT for Two-Tone Input Signal $\left(-8 \mathrm{dBFS}, \mathrm{f}_{\mathrm{I} 1}=900 \mathrm{MHz}, \mathrm{f}_{\mathrm{I} 2}=950 \mathrm{MHz}\right.$ )

$\mathrm{f}_{\mathrm{S}}=1966 \mathrm{MHz}, \mathrm{IMD}=75 \mathrm{dBFS}, \mathrm{A}_{\mathrm{IN}}=-8 \mathrm{dBFS}$
Figure 23. FFT for Two-Tone Input Signal $\left(-8 \mathrm{dBFS}, \mathrm{f}_{\mathrm{I} 1}=900 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=950 \mathrm{MHz}\right)$


Figure 25. Intermodulation Distortion vs Input Amplitude ( 900 MHz and 950 MHz )

$\mathrm{f}_{\mathrm{S}}=2211 \mathrm{MHz}, \operatorname{IMD}=93 \mathrm{dBFS}, \mathrm{A}_{\text {IN }}=-36 \mathrm{dBFS}$
Figure 22. FFT for Two-Tone Input Signal $\left(-36 \mathrm{dBFS}, \mathrm{f}_{\mathrm{IN} 1}=900 \mathrm{MHz}, \mathrm{f}_{\mathrm{I} 2}=950 \mathrm{MHz}\right)$

$\mathrm{f}_{\mathrm{S}}=1966 \mathrm{MHz}, \mathrm{IMD}=96 \mathrm{dBFS}, \mathrm{A}_{\text {IN }}=-36 \mathrm{dBFS}$
Figure 24. FFT for Two-Tone Input Signal $\left(-36 \mathrm{dBFS}, \mathrm{f}_{\mathrm{IN} 1}=900 \mathrm{MHz}, \mathrm{f}_{\mathrm{IN} 2}=950 \mathrm{MHz}\right)$

$\mathrm{f}_{\mathrm{S}}=2211 \mathrm{MHz}$
Figure 26. Intermodulation Distortion vs Input Amplitude ( 900 MHz and 950 MHz )

## Typical Characteristics (continued)

typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$; minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and ADC sampling rate $=2457.6 \mathrm{MSPS}$, DDC bypassed performance, $50 \%$ clock duty cycle, AVDD19 = $1.9 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.15 \mathrm{~V},-2-\mathrm{dBFS}$ differential input, and 0-dB digital gain (unless otherwise noted)


Figure 27. Intermodulation Distortion vs Input Amplitude ( 900 MHz and 950 MHz )

$A_{\text {OUt }}=-2 \mathrm{dBFS}$ with $0-\mathrm{dB}$ gain for $\mathrm{f}_{\mathrm{IN}}$ less than 3 GHz ,
$A_{\text {OUT }}=-3 \mathrm{dBFS}$ with 2-dB gain for $\mathrm{f}_{\mathrm{IN}}$ more than 3 GHz
Figure 29. Spurious-Free Dynamic Range vs Input Frequency ( $\mathrm{f}_{\mathrm{S}}=\mathbf{2 2 1 1 . 8 4}$ MSPS)


AOUT $=-2 \mathrm{dBFS}$ with $0-\mathrm{dB}$ gain for $\mathrm{f}_{\mathrm{IN}}$ less than 3 GHz ,
$A_{\text {OUt }}=-3 \mathrm{dBFS}$ with 2-dB gain for $\mathrm{f}_{\mathrm{IN}}$ more than 3 GHz

Figure 31. IL Spur vs Input Frequency

$A_{\text {OUt }}=-2 \mathrm{dBFS}$ with $0-\mathrm{dB}$ gain for $\mathrm{f}_{\mathrm{IN}}$ less than 3 GHz , $A_{\text {OUT }}=-3 \mathrm{dBFS}$ with 2-dB gain for $\mathrm{f}_{\mathrm{IN}}$ more than 3 GHz

Figure 28. Spurious-Free Dynamic Range vs Input Frequency

$\mathrm{f}_{\mathrm{S}}=1966.08 \mathrm{MHz}$

Figure 30. Spurious-Free Dynamic Range vs Input Frequency

$A_{\text {OUt }}=-2 \mathrm{dBFS}$ with $0-\mathrm{dB}$ gain for $\mathrm{f}_{\mathrm{I}}$ less than 3 GHz ,
$A_{\text {OUT }}=-3 \mathrm{dBFS}$ with 2-dB gain for $\mathrm{f}_{\mathrm{IN}}$ more than 3 GHz
Figure 32. IL Spur vs Input Frequency ( $\mathrm{f}_{\mathrm{S}}=\mathbf{2 2 1 1 . 8 4} \mathbf{~ M S P S}$ )

## Typical Characteristics (continued)

typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$; minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and ADC sampling rate $=2457.6 \mathrm{MSPS}$, DDC bypassed performance, $50 \%$ clock duty cycle, AVDD19 $=1.9 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.15 \mathrm{~V},-2-\mathrm{dBFS}$ differential input, and 0-dB digital gain (unless otherwise noted)


$$
\mathrm{f}_{\mathrm{S}}=1966.08 \mathrm{MHz}
$$

Figure 33. IL Spur vs Input Frequency

$A_{\text {OUT }}=-2 \mathrm{dBFS}$ with $0-\mathrm{dB}$ gain for $\mathrm{f}_{\text {IN }}$ less than 3 GHz ,
$A_{\text {OUT }}=-3 \mathrm{dBFS}$ with 2-dB gain for $\mathrm{f}_{\mathrm{IN}}$ more than 3 GHz
Figure 35. Signal-to-Noise Ratio vs Input Frequency ( $\mathrm{f}_{\mathrm{S}}=\mathbf{2 2 1 1 . 8 4}$ MSPS)


Figure 37. Signal-to-Noise Ratio vs AVDD Supply and Temperature

$A_{\text {OUt }}=-2 \mathrm{dBFS}$ with $0-\mathrm{dB}$ gain for $\mathrm{f}_{\mathrm{IN}}$ less than 3 GHz ,
$A_{\text {OUT }}=-3 \mathrm{dBFS}$ with 2-dB gain for $\mathrm{f}_{\mathrm{IN}}$ more than 3 GHz
Figure 34. Signal-to-Noise Ratio vs Input Frequency

$\mathrm{f}_{\mathrm{S}}=1966.08 \mathrm{MHz}$

Figure 36. Signal-to-Noise Ratio vs Input Frequency

$\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-2 \mathrm{dBFS}$
Figure 38. Spurious-Free Dynamic Range vs AVDD Supply and Temperature

ADC32RF82
www.ti.com

## Typical Characteristics (continued)

typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$; minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and ADC sampling rate $=2457.6 \mathrm{MSPS}$, DDC bypassed performance, $50 \%$ clock duty cycle, AVDD19 $=1.9 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.15 \mathrm{~V},-2-\mathrm{dBFS}$ differential input, and $0-\mathrm{dB}$ digital gain (unless otherwise noted)

$\mathrm{f}_{\mathrm{IN} 1}=2.09 \mathrm{GHz}, \mathrm{f}_{\mathrm{IN} 2}=2.1 \mathrm{GHz}$
Figure 39. Signal-to-Noise Ratio vs DVDD Supply and Temperature

$\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-2 \mathrm{dBFS}$ with 2-dB digital gain
Figure 41. Signal-to-Noise Ratio vs AVDD19 Supply and Temperature
 $\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$

Figure 43. HD2 Histogram at AVDD19 $=1.8 \mathrm{~V}$

$\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-2 \mathrm{dBFS}$
Figure 40. Spurious-Free Dynamic Range vs DVDD Supply and Temperature

$\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-2 \mathrm{dBFS}$ with 2-dB digital gain
Figure 42. Spurious-Free Dynamic Range vs AVDD19 Supply and Temperature

$\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\text {OUT }}=-2 \mathrm{dBFS}$
Figure 44. HD2 Histogram at AVDD19 = 1.9 V

## ADC32RF82

## Typical Characteristics (continued)

typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$; minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and ADC sampling rate $=2457.6 \mathrm{MSPS}$, DDC bypassed performance, $50 \%$ clock duty cycle, AVDD19 $=1.9 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.15 \mathrm{~V},-2-\mathrm{dBFS}$ differential input, and 0-dB digital gain (unless otherwise noted)


Figure 45. HD2 Histogram at AVDD19 $=2.0 \mathrm{~V}$

$\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-2 \mathrm{dBFS}$
Figure 47. Performance vs Clock Amplitude

$\mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-2 \mathrm{dBFS}$, PSRR $=20 \mathrm{~dB}$, $f_{\text {PSRR }}=7.5 \mathrm{MHz}, \mathrm{A}_{\text {PSRR }}=50 \mathrm{mV}$ PP, $\mathrm{AVDD}=1.9 \mathrm{~V}$

Figure 49. Power-Supply Rejection Ratio FFT for Test Signal on AVDD Supply


Figure 46. Performance vs Amplitude


Figure 48. Performance vs Clock Duty Cycle


Figure 50. Power-Supply Rejection Ratio vs Tone Frequency

## Typical Characteristics (continued)

typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$; minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and ADC sampling rate $=2457.6 \mathrm{MSPS}$, DDC bypassed performance, $50 \%$ clock duty cycle, AVDD19 = 1.9 V, AVDD = DVDD = $1.15 \mathrm{~V},-2-\mathrm{dBFS}$ differential input, and 0-dB digital gain (unless otherwise noted)


Figure 51. Common-Mode Rejection Ratio FFT
$\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-2 \mathrm{dBFS}, \mathrm{f}_{\mathrm{S}}=2457.6 \mathrm{MSPS}$, SNR $=62.8 \mathrm{dBFS}$, SFDR (includes IL) $=72 \mathrm{dBc}$

Figure 53. FFT in 4x Decimation (Complex Output)

$\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-2 \mathrm{dBFS}, \mathrm{f}_{\mathrm{S}}=2457.6 \mathrm{MSPS}$, SNR $=65 \mathrm{dBFS}$, SFDR (includes IL) $=80 \mathrm{dBc}$


Figure 52. Common-Mode Rejection Ratio vs Tone Frequency

$\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-2 \mathrm{dBFS}, \mathrm{f}_{\mathrm{S}}=2457.6 \mathrm{MSPS}$, SNR $=64.5 \mathrm{dBFS}$, SFDR (includes IL) $=79 \mathrm{dBc}$

Figure 54. FFT in 6x Decimation (Complex Output)

$\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-2 \mathrm{dBFS}, \mathrm{f}_{\mathrm{S}}=2457.6 \mathrm{MSPS}$,
SNR $=66.4 \mathrm{dBFS}$, SFDR (includes IL) $=88 \mathrm{dBc}$
Figure 56. FFT in 9x Decimation (Complex Output)

## Typical Characteristics (continued)

typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$; minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and ADC sampling rate $=2457.6 \mathrm{MSPS}$, DDC bypassed performance, $50 \%$ clock duty cycle, AVDD19 = 1.9 V, AVDD = DVDD = 1.15 V , -2-dBFS differential input, and 0-dB digital gain (unless otherwise noted)

$\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-2 \mathrm{dBFS}, \mathrm{f}_{\mathrm{S}}=2457.6 \mathrm{MSPS}$, $\mathrm{SNR}=66.5 \mathrm{dBFS}$, SFDR (includes IL) $=89 \mathrm{dBc}$

Figure 57. FFT in 10x Decimation (Complex Output)

$\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-2 \mathrm{dBFS}, \mathrm{f}_{\mathrm{S}}=2457.6 \mathrm{MSPS}$, SNR $=67 \mathrm{dBFS}$, SFDR (includes IL) $=90 \mathrm{dBc}$

Figure 59. FFT in 16x Decimation (Complex Output)

$\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-2 \mathrm{dBFS}, \mathrm{f}_{\mathrm{S}}=2457.6 \mathrm{MSPS}$, SNR $=67.9 \mathrm{dBFS}$, SFDR (includes IL) $=84 \mathrm{dBc}$

Figure 61. FFT in 20x Decimation (Complex Output)

$\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-2 \mathrm{dBFS}, \mathrm{f}_{\mathrm{S}}=2457.6 \mathrm{MSPS}$, SNR $=66.6 \mathrm{dBFS}$, SFDR (includes IL) $=89 \mathrm{dBc}$

Figure 58. FFT in 12x Decimation (Complex Output)

$\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-2 \mathrm{dBFS}, \mathrm{f}_{\mathrm{S}}=2457.6 \mathrm{MSPS}$,
SNR $=67.4 \mathrm{dBFS}$, SFDR (includes IL) $=88 \mathrm{dBc}$
Figure 60. FFT in 18x Decimation (Complex Output)

$\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\text {IN }}=-2 \mathrm{dBFS}, \mathrm{f}_{\mathrm{S}}=2457.6 \mathrm{MSPS}$,

$$
\text { SNR = } 67.7 \text { dBFS, SFDR (includes IL) }=83 \text { dBc }
$$

Figure 62. FFT in 24x Decimation (Complex Output)

## Typical Characteristics (continued)

typical values are specified at an ambient temperature of $25^{\circ} \mathrm{C}$; minimum and maximum values are specified over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; and ADC sampling rate $=2457.6 \mathrm{MSPS}$, DDC bypassed performance, $50 \%$ clock duty cycle, AVDD19 $=1.9 \mathrm{~V}, \mathrm{AVDD}=\mathrm{DVDD}=1.15 \mathrm{~V},-2-\mathrm{dBFS}$ differential input, and $0-\mathrm{dB}$ digital gain (unless otherwise noted)

$\mathrm{f}_{\mathrm{IN}}=900 \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=-2 \mathrm{dBFS}, \mathrm{f}_{\mathrm{S}}=2457.6 \mathrm{MSPS}$, SNR $=67.9 \mathrm{dBFS}$, SFDR (includes IL) $=84 \mathrm{dBc}$

## ADC32RF82

## 7 Parameter Measurement Information

### 7.1 Input Clock Diagram

Figure 64 shows the input clock diagram.


Figure 64. Input Clock Diagram

## 8 Detailed Description

### 8.1 Overview

The ADC32RF82 is a dual, 14-bit, 2457.6-MSPS, telecom receiver and feedback device family containing analog-to-digital converters (ADCs) followed by multi-band digital down-converters (DDCs), and a back-end JESD204B digital interface.

The ADCs are preceded by input buffers and on-chip termination to provide a uniform input impedance over a large input frequency range. Furthermore, an internal differential clamping circuit provides first-level protection against overvoltage conditions. Each ADC channel is internally interleaved four times and equipped with background, analog and digital, and interleaving correction.
The on-chip DDC enables single- or dual-band internal processing to pre-select and filter smaller bands of interest and also reduces the digital output data traffic. Each DDC is equipped with up to three independent, 16-bit numerically-controlled oscillators (NCOs) for phase coherent frequency hopping; the NCOs can be controlled through the SPI or GPIO pins. The ADC32RF82 also provides three different power detectors on-chip with alarm outputs in order to support external automatic gain control (AGC) loops.

The processed data are passed into the JESD204B interface where the data are framed, encoded, serialized, and output on one to four lanes per channel, depending on the ADC sampling rate and decimation. The CLKIN, SYSREF, and SYNCB inputs provide the device clock and the SYSREF and SYNCB signals to the JESD204B interface that are used to derive the internal local frame and local multiframe clocks and establish the serial link. All features of the ADC32RF82 is configurable through the SPI.

### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## ADC32RF82

### 8.3 Feature Description

### 8.3.1 Analog Inputs

The ADC32RF82 analog signal inputs are designed to be driven differentially. The analog input pins have internal analog buffers that drive the sampling circuit. The ADC32RF82 provides on-chip, differential termination to minimize reflections. The buffer also helps isolate the external driving circuit from the internal switching currents of the sampling circuit, thus resulting in a more constant SFDR performance across input frequencies.
The common-mode voltage of the signal inputs is internally biased to CM using the $32.5-\Omega$ termination resistors that allow for ac-coupling of the input drive network. Figure 65 and Figure 66 show SDD11 at the analog inputs from dc to 5 GHz with a $100-\Omega$ reference impedance.


Figure 65. Equivalent Input Impedance


Figure 66. SDD11 Over the Input Frequency Range

## Feature Description (continued)

The input impedance of analog inputs can also be modelled as parallel combination of equivalent resistance and capacitance. Figure 67 and Figure 68 show how equivalent impedance ( $\mathrm{C}_{\mathbb{N}}$ and $\mathrm{R}_{\mathbb{I}}$ ) vary over frequency.


Figure 67. Differential Input Capacitance vs Input Frequency


Figure 68. Differential Input Resistance vs Input Frquency

Each input pin (INP, INM) must swing symmetrically between ( $C M+0.3375 \mathrm{~V}$ ) and ( $C M-0.3375 \mathrm{~V}$ ), resulting in a $1.35-\mathrm{V}_{\mathrm{PP}}$ (default) differential input swing. Figure 69 shows that the input sampling circuit has a $3-\mathrm{dB}$ bandwidth that extends up to approximately 3.2 GHz .


Figure 69. Input Bandwidth with a $100-\Omega$ Source Resistance

## ADC32RF82

## Feature Description (continued)

### 8.3.1.1 Input Clamp Circuit

The ADC32RF82 analog inputs include an internal, differential clamp for overvoltage protection. Figure 70 and Figure 71 shows that the clamp triggers for any input signals at approximately 600 mV above the input commonmode voltage, effectively limiting the maximum input signal to approximately $2.4 \mathrm{~V}_{\mathrm{PP}}$.
When the clamp circuit conducts, the maximum differential current flowing through the circuit (via input pins) must be limited to 20 mA .


Copyright © 2016, Texas Instruments Incorporated

Figure 70. Clamp Circuit in the ADC32RF82


Figure 71. Clamp Response Timing Diagram

## Feature Description (continued)

### 8.3.2 Clock Input

The ADC32RF82 sampling clock input includes internal $100-\Omega$ differential termination along with on-chip biasing. The clock input is recommended to be ac-coupled externally. The input bandwidth of the clock input is approximately 3 GHz ; $n$ the smith chart of Figure 72 shows the clock input impedance with a $100-\Omega$ reference impedance.


Figure 72. SDD11 of the Clock Input

## ADC32RF82

## Feature Description (continued)

The analog-to-digital converter (ADC) aperture jitter is a function of the clock amplitude applied to the pins. Figure 73 shows the equivalent aperture jitter for input frequencies at a $1-\mathrm{GHz}$ and a $2-\mathrm{GHz}$ input. Depending on the clock frequency, a matching circuit can be designed in order to maximize the clock amplitude.


Figure 73. Equivalent Aperture Jitter vs Input Clock Amplitude

### 8.3.3 SYSREF Input

The SYSREF signal is a periodic signal that is sampled by the ADC32RF82 device clock and is used to align the boundary of the local multiframe clock inside the data converter. SYSREF is also used to reset critical blocks [such as the clock divider for the interleaved ADCs, numerically-controlled oscillators (NCOs), decimation filters and so forth].
The SYSREF input requires external biasing. Furthermore, SYSREF must be established before the SPI registers are programmed. A programmable delay on the SYSREF input, as shown in Figure 74, is available to help with skew adjustment when the sampling clock and SYSREF are not provided from the same source.


Figure 74. SYSREF Internal Circuit Diagram

## Feature Description (continued)

### 8.3.3.1 Using SYSREF

The ADC32RF82 uses SYSREF information to reset the clock divider, the NCO phase, and the LMFC counter of the JESD interface. The device provides flexibility to provide SYSREF information either from dedicated pins or through SPI register bits. SYSREF is asserted, as shown in Figure 75, by a low-to-high transition on the SYSREF pins or a 0-to-1 change in the ASSERT SYSREF REG bit when using SPI registers.


Figure 75. Using SYSREF to Reset the Clock Divider, the NCO, and the LMFC Counter
The ADC32RF82 samples the SYSREF signal on the input clock rising edge. Required setup and hold time are listed in the Timing Requirements table. Table 1 shows that the input clock divider gets reset each time that SYSREF is asserted, whereas the NCO phase and the LMFC counter of the JESD interface are reset on each SYSREF assertion after disregarding the first two assertions.

Table 1. Asserting SYSREF

| SYSREF ASSERTION INDEX | ACTION |  |  |
| :---: | :---: | :---: | :---: |
|  | INPUT CLOCK DIVIDER | NCO PHASE | LMFC COUNTER |
| 1 | Gets reset | Does not get reset | Does not get reset |
| 2 | Gets reset | Does not get reset | Does not get reset |
| 3 | Gets reset | Gets reset | Gets reset |
| 4 and onwards | Gets reset | Gets reset | Gets reset |

## ADC32RF82

The SESREF use-cases can be classified broadly into two categories:

1. SYSREF is applied as aperiodic multi-shot pulses.

Figure 76 shows a case when only a counted number of pulses are applied as SYSREF to the ADC.


Alternatively, the SYSREF buffer can be powered down with the PDN SYSREF bit.
Figure 76. SYSREF Used as Aperiodic, Finite Number of Pulses
After the first SYSREF pulse is applied, allow the DLL in the clock path to settle by waiting for the $t_{\text {DLL }}$ time (> $40 \mu \mathrm{~s}$ ) before applying the second pulse. During this time, mask the SYSREF going to the input clock divider by setting the MASK CLKDIV SYSREF bit so that the divider output phase remains stable. The NCO phase and LMFC counter are reset on the third SYSREF pulse. After the third SYSREF pulse, the SYSREF going to the NCO and JESD block can be disabled by setting the MASK NCO SYSREF bit to avoid any unwanted resets.
2. SYSREF is applied as a periodic pulse.

Figure 77 shows how SYSREF can be applied as a continuous periodic waveform.


MASK NCO SYSREF Register Bit ${ }^{(2)}$
$t_{\text {SYSREF }}$ is a period of the SYSREF waveform.
Alternatively, the SYSREF buffer can be powered down using the PDN SYSREF bit.

## Figure 77. SYSREF Used as a Periodic Waveform

After applying the SYSREF signal, DLL must be allowed to lock, and the NCO phase and LMFC counter must be allowed to reset by waiting for at least the $\mathrm{t}_{\text {DLL }}(40 \mu \mathrm{~s})+2 \times \mathrm{t}_{\text {SYSREF }}$ time. Then, the SYSREF going to the NCO and JESD can be masked by setting the MASK NCO SYSREF register bit.

### 8.3.3.2 Frequency of the SYSREF Signal

When SYSREF is a periodic signal, as described in Equation 1, its frequency is required to be a sub-harmonic of the internal local multi-frame clock (LMFC) frequency. The LMFC frequency is determined by the selected decimation, frames per multi-frame setting (K), samples per frame (S), and device input clock frequency.

SYSREF = LMFC / N
where

- $N$ is an integer value ( $1,2,3$, and so forth)

In order for the interleaving correction engine to synchronize properly, the SYSREF frequency must also be a multiple of $f_{\mathrm{S}} / 64$. Table 2 provides a summary of the valid LMFC clock settings.

Table 2. . SYSREF and LMFC Clock Frequency

| OPERATING MODE | LMFS SETTING | LMFC CLOCK FREQUENCY | SYSREF FRQUENCY |
| :---: | :---: | :---: | :---: |
| Decimation | Various | $\mathrm{f}_{\mathrm{S}}{ }^{(1)} /\left(\mathrm{D} \times \mathrm{S}^{(2)} \times \mathrm{K}^{(3)}\right)$ | $\mathrm{f}_{\mathrm{S}} /\left(\mathrm{N} \times \mathrm{LCM}^{(4)}\left(64, \mathrm{D}^{(5)} \times \mathrm{S} \times \mathrm{K}\right)\right)$ |

(1) $f_{S}=$ sampling (device) clock frequency.
(2) $S=$ samples per frame.
(3) $\mathrm{K}=$ number of frames per multi-frame.
(4) LCM = least-common multiple.
(5) $\mathrm{D}=$ decimation ratio.

The SYSREF signal is recommended to be a low-frequency signal less than 5 MHz in order to reduce coupling to the signal path both on the printed circuit board ( PCB ) as well as internal to the device.

Example: $\mathrm{f}_{\mathrm{S}} \mathbf{= 2 4 5 7 . 6}$ MSPS, Divide-by-4 (LMFS = 8411), K = $\mathbf{1 6}$
SYSREF = 2457.6 MSPS / LCM (4,64, 16) $=32 \mathrm{MHz} / \mathrm{N}$
Operate SYSREF at 2.4 MHz (effectively divide-by-1024, $\mathrm{N}=16$ )
For proper device operation, disable the SYSREF signal after the JESD synchronization is established.

### 8.3.4 DDC Block

The ADC32RF82 provides a sophisticated on-chip, digital down converter (DDC) block that can be controlled through SPI register settings and the general-purpose input/output (GPIO) pins. The DDC block supports two basic operating modes: receiver ( RX ) mode with single- or dual-band DDC and wide-bandwidth observation receiver mode.

Each ADC channel is followed by two DDC chains, as shown in Figure 78, consisting of the digital filter along with a complex digital mixer with a 16 -bit numerically-controlled oscillator (NCO). The NCOs allow accurate frequency tuning within the Nyquist zone prior to the digital filtering. One DDC chain is intended for supporting a dual-band DDC configuration in receiver mode and the second DDC chain supports the wide-bandwidth output option for the observation configuration. At any given time, either the single-band DDC, the dual-band DDC, or the wideband DDC can be enabled. Furthermore, three different NCO frequencies can be selected on that path and are quickly switched using the SPI or the GPIO pins to enable wide-bandwidth observation in a multi-band application.


NOTE: Red traces show SYSREF going to the NCO blocks.
Figure 78. DDC Chains Overview (One ADC Channel Shown)
Additionally, the decimation filter block provides the option to convert the complex output back to real format at twice the decimated, complex output rate. The filter response with a real output is identical to a complex output. The band is centered in the middle of the Nyquist zone (mixed with $\mathrm{f}_{\text {Out }}$ / 4) based on a final output data rate of $f_{\text {fout. }}$

### 8.3.4.1 Operating Mode: Receiver

In receiver mode, the DDC block can be configured as shown in Figure 79 to single- or dual-band operation. Both DDC chains use the same decimation filter setting and the available options are discussed in the Decimation Filters section. The decimation filter setting also directly affects the interface rate and number of lanes of the JESD204B interface.


NOTE: Red traces show SYSREF going to the NCO blocks.
Figure 79. Decimation Filter Option for Single- or Dual-Band Operation

## ADC32RF82

SBAS869-SEPTEMBER 2017
www.ti.com

### 8.3.4.2 Operating Mode: Wide-Bandwidth Observation Receiver

This mode is intended for using a DDC with a wide bandwidth output, but for multiple bands. This mode uses a single DDC chain, as shown in Figure 80, where up to three NCOs can be used to perform wide-bandwidth observation in a multi-band environment. The three NCOs can be switched dynamically using either the GPIO pins or an SPI command. All three NCOs operate continuously to ensure phase continuity; however, when the NCO is switched, the output data are invalid until the decimation filters are completely flushed with data from the new band.


NOTE: Red traces show SYSREF going to the NCO blocks.
Figure 80. Decimation Filter Implementation for Single-Band and Wide-Bandwidth Mode

### 8.3.4.3 Decimation Filters

The stop-band rejection of the decimation filters is approximately 90 dB with a pass-band bandwidth of approximately $80 \%$. Table 3 gives an overview of the pass-band bandwidth depending on decimation filter setting and ADC sampling rate.

Table 3. Decimation Filter Summary and Maximum Available Output Bandwidth

| $\begin{aligned} & \text { DECIMATION } \\ & \text { SETTING } \end{aligned}$ | NO. OF DDCS AVAILABLE PER CHANNEL | NOMINAL PASSBAND GAIN | BANDWIDTH |  | ADC SAMPLE RATE $=$ N MSPS |  | ADC SAMPLE RATE $=3$ GSPS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 3 \mathrm{~dB} \\ & (\%) \end{aligned}$ | $\begin{aligned} & 1 \mathrm{~dB} \\ & (\%) \end{aligned}$ | OUTPUT RATE (MSPS) PER BAND | OUTPUT BANDWIDTH (MHz) PER BAND | COMPLEX OUTPUT RATE (MSPS) PER BAND | OUTPUT BANDWIDTH (MHz) PER BAND |
| Divide-by-4 complex | 1 | -0.4 dB | 90.9 | 86.8 | N/ 4 complex | $0.4 \times \mathrm{N} / 2$ | 750 | 600 |
| Divide-by-6 complex | 1 | $-0.65 \mathrm{~dB}$ | 90.6 | 86.1 | N/ 6 complex | $0.4 \times \mathrm{N} / 3$ | 500 | 400 |
| Divide-by-8 complex | 2 | $-0.27 \mathrm{~dB}$ | 91.0 | 86.8 | N / 8 complex | $0.4 \times \mathrm{N} / 4$ | 375 | 300 |
| Divide-by-9 complex | 2 | $-0.45 \mathrm{~dB}$ | 90.7 | 86.3 | N/ 9 complex | $0.4 \times \mathrm{N} / 4.5$ | 333.3 | 266.6 |
| Divide-by-10 complex | 2 | -0.58 dB | 90.7 | 86.3 | N/ 10 complex | $0.4 \times \mathrm{N} / 5$ | 300 | 240 |
| Divide-by-12 complex | 2 | $-0.55 \mathrm{~dB}$ | 90.7 | 86.4 | N/ 12 complex | $0.4 \times \mathrm{N} / 6$ | 250 | 200 |
| Divide-by-16 complex | 2 | $-0.42 \mathrm{~dB}$ | 90.8 | 86.4 | N/ 16 complex | $0.4 \times \mathrm{N} / 8$ | 187.5 | 150 |
| Divide-by-18 complex | 2 | $-0.83 \mathrm{~dB}$ | 91.2 | 87.0 | N / 18 complex | $0.4 \times \mathrm{N} / 9$ | 166.6 | 133 |
| Divide-by-20 complex | 2 | -0.91 dB | 91.2 | 87.0 | N/ 20 complex | $0.4 \times \mathrm{N} / 10$ | 150 | 120 |
| Divide-by-24 complex | 2 | -0.95 db | 91.1 | 86.9 | N / 24 complex | $0.4 \times \mathrm{N} / 12$ | 125 | 100 |
| Divide-by-32 complex | 2 | $-0.78 \mathrm{~dB}$ | 91.1 | 86.8 | N/ 32 complex | $0.4 \times \mathrm{N} / 16$ | 93.75 | 75 |

Figure 81 shows a dual-band example with a divide-by- 8 complex.


Figure 81. Dual-Band Example
The decimation filter responses normalized to the ADC sampling clock are illustrated in Figure 81 to Figure 104 and can be interpreted as follows:
Figure 82 shows that each figure contains the filter pass-band, transition bands, and alias bands. The x -axis in Figure 82 shows the offset frequency (after the NCO frequency shift) normalized to the ADC sampling clock frequency.
For example, in the divide-by-4 complex, the output data rate is an $\mathrm{f}_{\mathrm{S}} / 4$ complex with a Nyquist zone of $\mathrm{f}_{\mathrm{S}} / 8$ or $0.125 \times \mathrm{f}_{\mathrm{S}}$. The transition band is centered around $0.125 \times \mathrm{f}_{\mathrm{S}}$ and the alias transition band is centered at $0.375 \times$ $\mathrm{f}_{\mathrm{S}}$. The alias bands that alias on top of the wanted signal band are centered at $0.25 \times \mathrm{f}_{\mathrm{S}}$ and $0.5 \times \mathrm{f}_{\mathrm{S}}$ (and are colored in red).
The decimation filters of the ADC32RF82 provide greater than $90-\mathrm{dB}$ attenuation for the alias bands.


Figure 82. Interpretation of the Decimation Filter Plots

### 8.3.4.3.1 Divide-by-4

Peak-to-peak pass-band ripple: approximately 0.22 dB


Figure 83. Divide-by-4 Filter Response


Figure 84. Divide-by-4 Filter Response (Zoomed)

### 8.3.4.3.2 Divide-by-6

Peak-to-peak pass-band ripple: approximately 0.38 dB


Figure 85. Divide-by-6 Filter Response


Figure 86. Divide-by-6 Filter Response (Zoomed)

### 8.3.4.3.3 Divide-by-8

Peak-to-peak pass-band ripple: approximately 0.25 dB


Figure 87. Divide-by-8 Filter Response


Figure 88. Divide-by-8 Filter Response (Zoomed)

### 8.3.4.3.4 Divide-by-9

Peak-to-peak pass-band ripple: approximately 0.39 dB


Figure 89. Divide-by-9 Filter Response


Figure 90. Divide-by-9 Filter Response (Zoomed)

### 8.3.4.3.5 Divide-by-10

Peak-to-peak pass-band ripple: approximately 0.39 dB


Figure 91. Divide-by-10 Filter Response


Figure 92. Divide-by-10 Filter Response (Zoomed)

### 8.3.4.3.6 Divide-by-12

Peak-to-peak pass-band ripple: approximately 0.36 dB


Figure 93. Divide-by-12 Filter Response


Figure 94. Divide-by-12 Filter Response (Zoomed)

### 8.3.4.3.7 Divide-by-16

Peak-to-peak pass-band ripple: approximately 0.29 dB


Figure 95. Divide-by-16 Filter Response


Figure 96. Divide-by-16 Filter Response (Zoomed)

### 8.3.4.3.8 Divide-by-18

Peak-to-peak pass-band ripple: approximately 0.33 dB


Figure 97. Divide-by-18 Filter Response


Figure 98. Divide-by-18 Filter Response (Zoomed)

### 8.3.4.3.9 Divide-by-20

Peak-to-peak pass-band ripple: approximately 0.32 dB


Figure 99. Divide-by-20 Filter Response


Figure 100. Divide-by-20 Filter Response (Zoomed)

### 8.3.4.3.10 Divide-by-24

Peak-to-peak pass-band ripple: approximately 0.30 dB


Figure 101. Divide-by-24 Filter Response


Figure 102. Divide-by-24 Filter Response (Zoomed)

### 8.3.4.3.11 Divide-by-32

Peak-to-peak pass-band ripple: approximately 0.24 dB


Figure 103. Divide-by-32 Filter Response


Figure 104. Divide-by-32 Filter Response (Zoomed)

### 8.3.4.3.12 Latency with Decimation Options

Table 4 describes device latency for different DDC options. At higher decimation options, latency increases because of the increase in number of taps in the decimation filter.

Table 4. Latency With Different Decimation Options

| DECIMATION OPTION | TOTAL LATENCY, DEVICE CLOCK CYCLES |
| :---: | :---: |
| Divide-by-4 | 516 |
| Divide-by-6 | 746 |
| Divide-by-8 | 621 |
| Divide-by-9 | 763.5 |
| Divide-by-10 | 811 |
| Divide-by-12 | 897 |
| Divide-by-16 | 1045 |
| Divide-by-18 | 1164 |
| Divide-by-20 | 1256 |
| Divide-by-24 | 1443 |
| Divide-by-32 | 1773 |

### 8.3.4.4 Digital Multiplexer (MUX)

The ADC32RF82 supports a mode where the output data of the ADC channel A can be routed internally to the digital blocks of both channel A and channel B. Figure 105 shows that the ADC channel B can be powered down. In this manner, the ADC32RF82 can be configured as a single-channel ADC with up to four independent DDC chains or two wideband DDC chains. All decimation filters and JESD204B format configurations are identical to the two ADC channel operation.


Figure 105. Digital Multiplexer Option

### 8.3.4.5 Numerically-Controlled Oscillators (NCOs) and Mixers

The ADC32RF82 is equipped with three independent, complex NCOs per ADC channel. As shown in Equation 2, the oscillator generates a complex exponential sequence.
$\mathrm{x}[\mathrm{n}]=\mathrm{e}^{-\mathrm{jom}}$
where

- frequency ( $\omega$ ) is specified as a signed number by the 16 -bit register setting

The complex exponential sequence is multiplied by the real input from the ADC to mix the desired carrier down to 0 Hz .
Each ADC channel has two DDCs. The first DDC has three NCOs and the second DDC has one NCO. The first DDC can dynamically select one of the three NCOs based on the GPIO pin or SPI selection. In wide-bandwidth mode (lower decimation factors, for example, 4 and 6 ), there can only be one DDC for each ADC channel. The NCO frequencies can be programmed independently through the DDCx, NCO[4:1], and the MSB and LSB register settings.
The 16-bit register value given by Equation 3 sets the NCO frequency setting:
$f_{\text {NCO }}=\frac{\text { DDCxNCOy } \times f_{S}}{2^{16}}$
where

$$
\text { - } x=0,1
$$

$$
\begin{equation*}
\text { - } y=1 \text { to } 4 \tag{3}
\end{equation*}
$$

For example:
If $f_{S}=2457.6$ MSPS, then the NCO register setting $=38230$ (decimal).
Thus, Equation 4 defines $f_{\text {NCO }}$ :

$$
\begin{equation*}
f_{\mathrm{NCO}}=38230 \times \frac{2457.6 \mathrm{MSPS}}{2^{16}}=1433.625 \mathrm{MHz} \tag{4}
\end{equation*}
$$

Any register setting changes that occur after the JESD204B interface is operational results in a non-deterministic NCO phase. If a deterministic phase is required, the JESD204B interface must be reinitialized after changing the register setting.

### 8.3.5 NCO Switching

The first DDC (DDC0) on each ADC channel provides three different NCOs that can be used for phase-coherent frequency hopping. This feature is available in both single-band and dual-band mode, but only affects DDC0.
The NCOs can be switched through an SPI control or by using the GPIO pins with the register configurations shown in Table 5 for channel A ( $50 x x h$ ) and channel B ( $58 x x h$ ). The assignment of which GPIO pin to use for INSELO and INSEL1 is done based on Table 6, using registers 5438h and 5C38h. The NCO selection is done based on the logic selection on the GPIO pins; see Table 7 and Figure 106.

Table 5. NCO Register Configurations

| REGISTER | ADDRESS | DESCRIPTION |
| :---: | :---: | :--- |
| NCO CONTROL THROUGH GPIO PINS |  |  |
| NCO SEL pin | $500 \mathrm{Fh}, 580 \mathrm{Fh}$ | Selects the NCO control through the SPI (default) or a GPIO pin. |
| INSELO, INSEL1 | $5438 \mathrm{~h}, 5 \mathrm{C} 38 \mathrm{~h}$ | Selects which two GPIO pins are used to control the NCO. |
| NCO CONTROL THROUGH SPI CONTROL |  |  |
| NCO SEL pin | $500 \mathrm{Fh}, 580 \mathrm{Fh}$ | Selects the NCO control through the SPI (default) or a GPIO pin. |
| NCO SEL | $5010 \mathrm{~h}, 5810 \mathrm{~h}$ | Selects which NCO to use for DDC0. |

Table 6. GPIO Pin Assignment

| INSELx[1:0] (Where $\mathbf{x}=\mathbf{0}$ or $\mathbf{1})$ | GPIO PIN SELECTED |
| :---: | :---: |
| 00 | GPIO4 |
| 01 | GPIO1 |
| 10 | GPIO3 |
| 11 | GPIO2 |

Table 7. NCO Selection

| NCO SEL[1] | NCO SEL[0] | NCO SELECTED |
| :---: | :---: | :---: |
| 0 | 0 | NCO1 |
| 0 | 1 | NCO2 |
| 1 | 0 | NCO3 |
| 1 | 1 | $n / a$ |



Figure 106. NCO Switching from GPIO and SPI

### 8.3.6 SerDes Transmitter Interface

Each 12.3-Gbps serializer, deserializer (SerDes) LVDS transmitter output requires ac-coupling between the transmitter and receiver. Terminate the differential pair as shown in Figure 107 with $100-\Omega$ resistance (that is, two $50-\Omega$ resistors) as close to the receiving device as possible to avoid unwanted reflections and signal degradation,.


Figure 107. External Serial JESD204B Interface Connection

### 8.3.7 Eye Diagrams

Figure 108 and Figure 109 show the serial output eye diagrams of the ADC32RF82 at 5.0 Gbps and 12 Gbps against the JESD204B mask.


### 8.3.8 Alarm Outputs: Power Detectors for AGC Support

The GPIO pins can be configured as alarm outputs for channels A and B. The ADC32RF82 supports three different power detectors (an absolute peak power detector, crossing detector, and RMS power detector) as well as fast overrange from the ADC. The power detectors operate off the full-rate ADC output prior to the decimation filters.

### 8.3.8.1 Absolute Peak Power Detector

In this detector mode, the peak is computed over eight samples of the ADC output. Next, the peak for a block of N samples ( $\mathrm{N} \times \mathrm{S}^{\prime}$ ) is computed over a programmable block length and then compared against a threshold to either set or reset the peak detector output (Figure 110 and Figure 111). There are two sets of thresholds and each set has two thresholds for hysteresis. The programmable DWELL-time counter is used for clearing the block detector alarm output.


Figure 110. Peak Power Detector Implementation


Figure 111. Peak Power Detector Timing Diagram
Table 8 shows the register configurations required to set up the absolute peak power detector. The detector operates in the $\mathrm{f}_{\mathrm{S}} / 8$ clock domain; one peak sample is calculated over eight actual samples.
The automatic gain control (AGC) modes can be configured separately for channel A ( $54 \times x h$ ) and channel B (5Cxxh), although some registers are common in $54 \times x h$ (such as the GPIO pin selection).

Table 8. Registers Required for the Peak Power Detector

| REGISTER | ADDRESS | DESCRIPTION |
| :---: | :---: | :---: |
| PKDET EN | 5400, 5C00h | Enables peak detector |
| BLKPKDET | 5401h, 5402h, 5403h, 5C01h, 5C02h, 5C03h | Sets the block length $N$ of number of samples ( $S^{\prime}$ ). Number of actual ADC samples is $8 x$ this value: $N$ is 17 bits: 1 to $2^{16}$. |
| BLKTHHH, <br> BLKTHHL, <br> BLKTHLH, <br> BLKTHLL | $\begin{aligned} & \text { 5407h, 5408h, } \\ & \text { 5409h, 540Ah, } \\ & \text { 5C07h, 5C08h, } \\ & \text { 5C09h, 5C0Ah } \end{aligned}$ | Sets the different thresholds for the hysteresis function values from 0 to 256 (where 256 is equivalent to the peak amplitude). <br> For example: if BLKTHHH is to -2 dBFS from peak, $10^{(-2 / 20)} \times 256=203$, then set 5407 h and $5 \mathrm{C} 07 \mathrm{~h}=\mathrm{CBh}$. |
| DWELL | 540Bh, 540Ch, <br> 5C0Bh, 5C0Ch | When the computed block peak crosses the upper thresholds BLKTHHH or BLKTHLH, the peak detector output flags are set. In order to be reset, the computed block peak must remain continuously lower than the lower threshold (BLKTHHL or BLKTHLL) for the period specified by the DWELL value. This threshold is 16 bits and is specified in terms of $f_{S} / 8$ clock cycles. |
| OUTSEL GPIO[4:1] | $\begin{aligned} & \text { 5432h, 5433h, } \\ & 5434 \mathrm{~h}, 5435 \mathrm{~h} \end{aligned}$ | Connects the BLKPKDETH, BLKPKDETL alarms to the GPIO pins; common register. |
| IODIR | 5437h | Selects the direction for the four GPIO pins; common register. |
| RESET AGC | 542Bh, 5C2Bh | After configuration, reset the AGC module to start operation. |

## ADC32RF82

### 8.3.8.2 Crossing Detector

In this detector mode the peak is computed over eight samples of the ADC output. Next, the peak for a block of $N$ samples ( $\mathrm{N} \times \mathrm{S}^{\prime}$ ) is computed over a programmable block length and then the peak is compared against two sets of programmable thresholds (with hysteresis). The crossing detector counts how many $\mathrm{f}_{\mathrm{S}} / 8$ clock cycles that the block detector outputs are set high over a programmable time period and compares the counter value against the programmable thresholds. The alarm outputs shown in Figure 112 and Figure 113 are updated at the end of the time period, routed to the GPIO pins, and held in that state through the next cycle. Alternatively, a 2 bit format can be used but (because the ADC32RF82 has four GPIO pins available) this feature uses all four pins for a single channel.


Figure 112. Crossing Detector Implementation


Figure 113. Crossing Detector Timing Diagram

Table 9 shows the register configurations required to set up the crossing detector. The detector operates in the $\mathrm{f}_{\mathrm{S}} / 8$ clock domain. The AGC modes can be configured separately for channel A ( 54 xxh ) and channel B ( 5 Cxxh ), although some registers are common in $54 \times x h$ (such as the GPIO pin selection).

Table 9. Registers Required for the Crossing Detector Operation

| REGISTER | ADDRESS | DESCRIPTION |
| :---: | :---: | :---: |
| PKDET EN | 5400h, 5C00h | Enables peak detector |
| BLKPKDET | 5401h, 5402h, 5403h, 5C01h, 5C02h, 5C03h | Sets the block length $N$ of number of samples ( $\mathrm{S}^{\prime}$ ). <br> Number of actual ADC samples is $8 x$ this value: $N$ is 17 bits: 1 to $2^{16}$. |
| BLKTHHH, BLKTHHL, BLKTHLH, BLKTHLL | 5407h, 5408h, 5409h, 540Ah, 5C07h, 5C08h, 5C09h, 5C0Ah | Sets the different thresholds for the hysteresis function values from 0 to 256 (where 256 is equivalent to the peak amplitude). <br> For example: if BLKTHHH is to -2 dBFS from peak, $10^{(-2 / 20)} \times 256=203$, then set 5407h and $5 \mathrm{C} 07 \mathrm{~h}=\mathrm{CBh}$. |
| FILTOLPSEL | 540Dh, 5C0Dh | Select block detector output or 2-bit output mode as the input to the interrupt identification register (IIR) filter. |
| TIMECONST | 540Eh, 540Fh, 5C0Eh, 5C0Fh | Sets the crossing detector time period for $N=0$ to 15 as $2 N \times f_{S} / 8$ clock cycles. The maximum time period is $32768 \times \mathrm{f}_{\mathrm{S}} / 8$ clock cycles (approximately $87 \mu \mathrm{~s}$ at 3 GSPS). |
| FILOTHH, FILOTHL, FIL1THH, FIL1THL | $\begin{gathered} \text { 540Fh-5412h, 5C0Fh- } \\ \text { 5C12h, 5416h-5419h, } \\ \text { 5C16h-5C19h } \end{gathered}$ | Comparison thresholds for the crossing detector counter. These thresholds are 16bit thresholds in 2.14-signed notation. A value of 1 (4000h) corresponds to $100 \%$ crossings, a value of 0.125 ( 0800 h ) corresponds to $12.5 \%$ crossings. |
| DWELLIIR | $\begin{aligned} & \text { 541Dh, 541Eh, 5C1Dh, } \\ & \text { 5C1Eh } \end{aligned}$ | DWELL counter for the IIR filter hysteresis. |
| IIRO 2BIT EN, IIR1 2BIT EN | 5413h, 54114h, 5C13h, 5C114h | Enables 2-bit output format for the crossing detector. |
| OUTSEL GPIO[4:1] | $\begin{aligned} & \text { 5432h, 5433h, } \\ & 5434 \mathrm{~h}, 5435 \mathrm{~h} \end{aligned}$ | Connects the IIRPKDET0, IIRPKDET1 alarms to the GPIO pins; common register. |
| IODIR | 5437h | Selects the direction for the four GPIO pins; common register. |
| RESET AGC | 542Bh, 5C2Bh | After configuration, reset the AGC module to start operation. |

## ADC32RF82

### 8.3.8.3 RMS Power Detector

In this detector mode the peak power is computed for a block of N samples over a programmable block length and then compared against two sets of programmable thresholds (with hysteresis).

Figure 114 shows the configuration options that the RMS power detector circuit provides. The RMS power value (1 or 2 bit) can be output onto the GPIO pins. In 2-bit output mode, two different thresholds are used whereas the 1 -bit output provides one threshold together with hysteresis.


Figure 114. RMS Power Detector Implementation
Table 10 shows the register configurations required to set up the RMS power detector. The detector operates in the $\mathrm{f}_{\mathrm{S}} / 8$ clock domain. The AGC modes can be configured separately for channel A ( $54 x x h$ ) and channel B ( 5 Cxxh), although some registers are common in $54 \times x h$ (such as the GPIO pin selection).

Table 10. Registers Required for Using the RMS Power Detector Feature

| REGISTER | ADDRESS | DESCRIPTION |
| :---: | :---: | :---: |
| RMSDET EN | 5420h, 5C20h | Enables RMS detector |
| PWRDETACCU | 5421h, 5C21h | Programs the block length to be used for RMS power computation. The block length is defined in terms of $f_{\mathrm{S}} / 8$ clocks. <br> The block length can be programmed as $2^{M}$ with $\mathrm{M}=0$ to 16 . |
| PWRDETH, PWRDETL | 5422h, 5423h, 5424h, 5425h, 5C22h, 5C23h, 5C24h, 5C25h | The computed average power is compared against these high and low thresholds. One LSB of the thresholds represents $1 / 2^{16}$. For example: is PWRDETH is set to -14 dBFS from peak, $\left.\left.\left[10^{(-14}\right) 20\right)\right]^{2} \times 2^{16}=2609$, then set 5422h, 5423h, 5C22h, $5 \mathrm{C} 23 \mathrm{~h}=0 \mathrm{~A} 31 \mathrm{~h}$. |
| RMS2BIT EN | 5427h, 5C27h | Enables 2-bit output format for the RMS detector output. |
| OUTSEL GPIO[4:1] | $\begin{aligned} & \text { 5432h, 5433h, } \\ & \text { 5434h, 5435h } \end{aligned}$ | Connects the PWRDET alarms to the GPIO pins; common register. |
| IODIR | 5437h | Selects the direction for the four GPIO pins; common register. |
| RESET AGC | 542Bh, 5C2Bh | After configuration, reset the AGC module to start operation. |

### 8.3.8.4 GPIO AGC MUX

The GPIO pins can be used to control the NCO in wideband DDC mode or as alarm outputs for channel A and B. As shown in Figure 115, the GPIO pins can be configured through the SPI control to output the alarm from the peak power ( 1 bit), crossing detector ( 1 or 2 bit), faster overrange, or the RMS power output.
The programmable output MUX allows connecting any signal (including the NCO control) to any of the four GPIO pins. These pins can be configured as outputs (AGC alarm) or inputs (NCO control) through SPI programming.


Figure 115. GPIO Output MUX Implementation

### 8.3.9 Power-Down Mode

The ADC32RF82 provides a lot of configurability for the power-down mode. Power-down can be enabled using the PDN pin or the SPI register writes.

### 8.3.10 ADC Test Pattern

The ADC32RF82 provides several different options to output test patterns instead of the actual output data of the ADC in order to simplify the serial interface and system debug of the JESD204B digital interface link. Figure 116 shows the output data path.


Figure 116. Test Pattern Generator Implementation

### 8.3.10.1 Digital Block

The ADC test pattern replaces the actual output data of the ADC. The test patterns listed in Table 11 are available when the DDC is enabled and located in register 37 h of the decimation filter page. When programmed, the test patterns are output for each converter (M) stream. The number of converter streams per channel increases by 2 when complex (I, Q) output or dual-band DDC is selected. The test patterns can be synchronized for both ADC channels using the SYSREF signal.

Additionally, a 12-bit test pattern is also available.

## NOTE

The number of converters increases in dual-band DDC mode and with a complex output.

Table 11. Test Pattern Options (Register 37h and 38h in Decimation Filter Page)

| BIT | NAME | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| Address 37h, <br> 38h (bits 7-0) | TEST PATTERN DDC1 IDATA, <br> TEST PATTERN DDC1 QDATA, <br> TEST PATTERN DDC2 IDATA, <br> TEST PATTERN DDC2 QDATA, | 0000 | Test pattern outputs onl and $Q$ stream of channel $A$ and $B$ when DDC option is chosen. <br> $0000=$ Normal operation using ADC output data <br> $0001=$ Outputs all 0s <br> $0010=$ Outputs all 1 s <br> $0011=$ Outputs toggle pattern: output data are an alternating sequence of 10101010101010 and 01010101010101 <br> 0100 = Output digital ramp: output data increment by one LSB every clock cycle from code 0 to 65535 <br> $0110=$ Single pattern: output data are a custom pattern 1 ( 75 h and 76 h ) 0111 Double pattern: output data alternate between custom pattern 1 and custom pattern 2 <br> 1000 = Deskew pattern: output data are AAAAh <br> 1001 = SYNC pattern: output data are FFFFh |

### 8.3.10.2 Transport Layer

The transport layer maps the ADC output data into 8-bit octets and constructs the JESD204B frames using the LMFS parameters. Tail bits or 0's are added when needed. Alternatively, the JESD204B long transport layer test pattern shown in Table 12 can be substituted instead of the ADC data with the JESD frame.

Table 12. Transport Layer Test Mode EN (Register 01h)

| BIT | NAME | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| 4 | TESTMODE EN | 0 | Generates long transport layer test pattern mode according <br> to section 5.1.6.3 of the JESD204B specification. <br> $0=$ Test mode disabled <br> $1=$ Test mode disabled |

### 8.3.10.3 Link Layer

The link layer contains the scrambler and the 8b, 10b encoding of any data passed on from the transport layer. Additionally, the link layer also handles the initial lane alignment sequence that can be manually restarted.

The link layer test patterns are intended for testing the quality of the link (jitter testing and so forth). The test patterns do not pass through the 8b, 10b encoder and contain the options listed in Table 13.

Table 13. Link Layer Test Mode (Register 03h)

| BIT | NAME | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 7-5 | LINK LAYER TESTMODE | 000 | Generates a pattern according to section 5.3.3.8.2 of the JESD204B document. <br> $000=$ Normal ADC data <br> 001 = D21.5 (high-frequency jitter pattern) <br> $010=$ K28.5 (mixed-frequency jitter pattern) <br> 011 = Repeat the initial lane alignment (generates a K28.5 character and repeats lane alignment sequences continuously) <br> $100=12$-octet random pattern (RPAT) jitter pattern |

Furthermore, a $2^{15}$ pseudo-random binary sequence (PRBS) can be enabled by setting up a custom test pattern (AAAAh) in the ADC section and running AAAAh through the 8b, 10 b encoder with scrambling enabled.

### 8.4 Device Functional Modes

### 8.4.1 Device Configuration

The ADC32RF82 can be configured using a serial programming interface, as described in the Serial Interface section. In addition, the device has one dedicated parallel pin (PDN) for controlling the power-down modes.

### 8.4.2 JESD204B Interface

The ADC32RF82 supports device subclass 1 with a maximum output data rate of 12.5 Gbps for each serial transmitter.
An external SYSREF signal is used to align all internal clock phases and the local multiframe clock to a specific sampling clock edge. This alignment allows synchronization of multiple devices in a system and minimizes timing and alignment uncertainty. Figure 117 shows that the SYNCB input is used to control the JESD204B SerDes blocks.
Depending on the ADC sampling rate, the JESD204B output interface can be operated with one, two, or four lanes per ADC channel. The JESD204B setup and configuration of the frame assembly parameters is controlled through the SPI interface.


Copyright © 2016, Texas Instruments Incorporated
Figure 117. JESD Signal Overview
The JESD204B transmitter block shown in Figure 118 consists of the transport layer, the data scrambler, and the link layer. The transport layer maps the ADC output data into the selected JESD204B frame data format and manages if the ADC output data or test patterns are transmitted. The link layer performs the $8 \mathrm{~b}, 10 \mathrm{~b}$ data encoding as well as the synchronization and initial lane alignment using the SYNC input signal. Optionally, data from the transport layer can be scrambled.


Figure 118. JESD Digital Block Implementation

## ADC32RF82

## Device Functional Modes (continued)

### 8.4.2.1 JESD204B Initial Lane Alignment (ILA)

The receiving device starts the initial lane alignment process by deasserting the SYNCB signal. The SYNCB signal can be issued using the SYNCB input pins or by setting the proper SPI bits. As shown in Figure 119, when a logic low is detected on the SYNCB input, the ADC32RF82 starts transmitting comma (K28.5) characters to establish the code group synchronization.
When synchronization completes, the receiving device reasserts the SYNCB signal and the ADC32RF82 starts the initial lane alignment sequence with the next local multiframe clock boundary. The ADC32RF82 transmits four multiframes, each containing K frames ( K is SPI programmable). Each of the multiframes contains the frame start and end symbols. The second multiframe also contains the JESD204 link configuration data.


Figure 119. JESD Internal Timing Information

### 8.4.2.2 JESD204B Frame Assembly

The JESD204B standard defines the following parameters:

- F is the number of octets per frame clock period
- $L$ is the number of lanes per link
- $M$ is the number of converters for the device
- $S$ is the number of samples per frame

ADC32RF82
www.ti.com

## Device Functional Modes (continued)

### 8.4.2.3 JESD204B Frame Assembly with Decimation (Single-Band DDC): Complex Output

Table 14 lists the available JESD204B interface formats and valid ranges for the ADC32RF82 with decimation (single-band DDC) when using a complex output format. The ranges are limited by the SerDes line rate and the maximum ADC sample frequency. Table 15 shows the sample alignment on the different lanes.

Table 14. JESD Mode Options: Single-Band Complex Output

| $\begin{aligned} & \text { DECIMATION } \\ & \text { SETTING } \\ & \text { (Complex) } \end{aligned}$ | NUMBER OF ACTIVE DDCS | L | M | F | S | PLL MODE | $\begin{aligned} & \text { JESD } \\ & \text { MODEO } \end{aligned}$ | JESD MODE1 | JESD MODE2 | RATIO <br> [ $\mathrm{f}_{\text {SerDes }} / \mathrm{f}_{\mathrm{CLK}}$ <br> (Gbps / GSPS)] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Divide-by-4 | 1 per channel | 8 | 4 | 1 | 1 | 20x | 1 | 1 | 0 | 2.5 |
|  |  | 8 | 4 | 2 | 2 | 20x | 1 | 0 | 0 |  |
|  |  | 4 | 4 | 2 | 1 | 40x | 0 | 0 | 1 | 5 |
|  |  | 4 | 4 | 4 | 2 | 40x | 2 | 0 | 0 |  |
| Divide-by-6 | 1 per channel | 8 | 4 | 1 | 1 | 20x | 1 | 1 | 0 | 1.67 |
|  |  | 8 | 4 | 2 | 2 | 20x | 1 | 0 | 0 |  |
|  |  | 4 | 4 | 2 | 1 | 40x | 0 | 0 | 1 | 3.33 |
|  |  | 4 | 4 | 4 | 2 | 40x | 2 | 0 | 0 |  |
| Divide-by-8 | 1 per channel | 4 | 4 | 2 | 1 | 20x | 1 | 0 | 0 | 2.5 |
|  |  | 2 | 4 | 4 | 1 | 40x | 2 | 0 | 0 | 5 |
| Divide-by-9 | 1 per channel | 4 | 4 | 2 | 1 | 20x | 1 | 0 | 0 | 2.22 |
|  |  | 2 | 4 | 4 | 1 | 40x | 2 | 0 | 0 | 4.44 |
| Divide-by-10 | 1 per channel | 4 | 4 | 2 | 1 | 20x | 1 | 0 | 0 | 2 |
|  |  | 2 | 4 | 4 | 1 | 40x | 2 | 0 | 0 | 4 |
| Divide-by-12 | 1 per channel | 4 | 4 | 2 | 1 | 20x | 1 | 0 | 0 | 1.67 |
|  |  | 2 | 4 | 4 | 1 | 40x | 2 | 0 | 0 | 3.33 |
| Divide-by-16 | 1 per channel | 4 | 4 | 2 | 1 | 20x | 1 | 0 | 0 | 1.25 |
|  |  | 2 | 4 | 4 | 1 | 40x | 2 | 0 | 0 | 2.5 |
| Divide-by-18 | 1 per channel | 4 | 4 | 2 | 1 | 20x | 1 | 0 | 0 | 1.11 |
|  |  | 2 | 4 | 4 | 1 | 40x | 2 | 0 | 0 | 2.22 |
| Divide-by-20 | 1 per channel | 4 | 4 | 2 | 1 | 20x | 1 | 0 | 0 | 1 |
|  |  | 2 | 4 | 4 | 1 | 40x | 2 | 0 | 0 | 2 |
| Divide-by-24 | 1 per channel | 2 | 4 | 4 | 1 | 20x | 1 | 0 | 0 | 1.67 |
| Divide-by-32 | 1 per channel | 2 | 4 | 4 | 1 | 40x | 2 | 0 | 0 | 1.25 |

Table 15. JESD Sample Lane Alignments: Single-Band Complex Output

| OUTPUT LANE | $\begin{aligned} & \text { LMFS } \\ & =8411 \end{aligned}$ | LMFS $=8422$ |  | $\begin{gathered} \text { LMFS }=4421 \\ 20 \mathrm{X} \end{gathered}$ |  | $\begin{gathered} \text { LMFS }=4421 \\ 40 \mathrm{X} \end{gathered}$ |  | LMFS $=4442$ |  |  |  | LMFS $=2441$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAO | $\begin{gathered} \mathrm{Al}_{0} \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{Al}_{0} \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{Al}_{0} \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \mathrm{Al}_{0} \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{Al}_{0} \\ {[7: 0]} \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |
| DA1 | $\begin{gathered} \mathrm{Al}_{0} \\ {[7: 0]} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{Al}_{1} \\ {[15: 8]} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{Al}_{1} \\ {[7: 0]} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{AQ}_{0} \\ {[15: 8]} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{AQ}_{0} \\ & {[7: 0]} \end{aligned}$ | $\begin{gathered} \mathrm{Al}_{0} \\ {[15: 8]} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{Al}_{0} \\ {[7: 0]} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{Al}_{0} \\ {[15: 8]} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{Al}_{0} \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \mathrm{Al}_{1} \\ {[15: 8]} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{Al}_{1} \\ {[7: 0]} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{Al}_{0} \\ {[15: 8]} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{Al}_{0} \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \mathrm{AQ}_{0} \\ {[15: 8]} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{AQ}_{0} \\ & {[7: 0]} \end{aligned}$ |
| DA2 | $\begin{gathered} \mathrm{AQ}_{0} \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{AQ}_{0} \\ {[15: 8]} \end{gathered}$ | $\begin{aligned} & \mathrm{AQ}_{0} \\ & {[7: 0]} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{AQ}_{0} \\ {[15: 8]} \end{gathered}$ | $\begin{aligned} & \mathrm{AQ}_{0} \\ & {[7: 0]} \end{aligned}$ | $\begin{gathered} \mathrm{AQ}_{0} \\ {[15: 8]} \end{gathered}$ | $\begin{aligned} & A Q_{0} \\ & {[7: 0]} \end{aligned}$ | $\begin{gathered} \mathrm{AQ}_{1} \\ {[15: 8]} \end{gathered}$ | $\begin{aligned} & \mathrm{AQ}_{1} \\ & {[7: 0]} \end{aligned}$ |  |  |  |  |
| DA3 | $\begin{aligned} & \mathrm{AQ}_{0} \\ & {[7: 0]} \end{aligned}$ | $\begin{gathered} \mathrm{AQ}_{1} \\ {[15: 8]} \end{gathered}$ | $\begin{aligned} & \mathrm{AQ}_{1} \\ & {[7: 0]} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| DB0 | $\begin{gathered} \mathrm{BI}_{0} \\ {[15: 8]} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{BI}_{0} \\ {[15: 8]} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{BI}_{0} \\ {[7: 0]} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{BI}_{0} \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{BI}_{0} \\ {[7: 0]} \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |
| DB1 | $\begin{gathered} \mathrm{BI}_{0} \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \mathrm{BI}_{1} \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{BI}_{1} \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \mathrm{BQ}_{0} \\ {[15: 8]} \end{gathered}$ | $\begin{aligned} & \mathrm{BQ}_{0} \\ & {[7: 0]} \end{aligned}$ | $\begin{gathered} \mathrm{BI}_{0} \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{BI}_{0} \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \mathrm{BI}_{0} \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{BI}_{0} \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \mathrm{BI}_{1} \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{BI}_{1} \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \mathrm{BI}_{0} \\ {[15: 8]} \end{gathered}$ | $\begin{gathered} \mathrm{BI}_{0} \\ {[7: 0]} \end{gathered}$ | $\begin{gathered} \mathrm{BQ}_{0} \\ {[15: 8]} \end{gathered}$ | $\begin{aligned} & \mathrm{BQ}_{0} \\ & {[7: 0]} \end{aligned}$ |
| DB2 | $\begin{gathered} \mathrm{BQ}_{0} \\ {[15: 8]} \end{gathered}$ | $\begin{aligned} & \hline \mathrm{BQ}_{0} \\ & {[15: 8} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{BQ}_{0} \\ & {[7: 0]} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{BQ}_{0} \\ {[15: 8]} \end{gathered}$ | $\begin{aligned} & \mathrm{BQ}_{0} \\ & {[7: 0]} \end{aligned}$ | $\begin{gathered} \mathrm{BQ}_{0} \\ {[15: 8]} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{BQ}_{0} \\ & {[7: 0]} \end{aligned}$ | $\begin{gathered} \mathrm{BQ}_{1} \\ {[15: 8]} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{BQ}_{1} \\ & {[7: 0]} \end{aligned}$ |  |  |  |  |
| DB3 | $\begin{aligned} & \mathrm{BQ}_{0} \\ & {[7: 0]} \end{aligned}$ | $\begin{gathered} \mathrm{BQ}_{1} \\ {[15: 8]} \end{gathered}$ | $\begin{aligned} & \mathrm{BQ}_{1} \\ & {[7: 0]} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |

## ADC32RF82

### 8.4.2.4 JESD204B Frame Assembly with Decimation (Single-Band DDC): Real Output

Table 16 lists the available JESD204B formats and valid ranges for the ADC32RF82 with decimation (singleband DDC) when using real output format. The ranges are limited by the SerDes line rate and the maximum ADC sample frequency. Table 17 shows the sample alignment on the different lanes.

Table 16. JESD Mode Options: Single-Band Real Output (Wide Bandwidth)

| $\begin{aligned} & \text { DECIMATION } \\ & \text { SETTING } \\ & \text { (Complex) } \end{aligned}$ | NUMBER OF ACTIVE DDCS | L | M | F | S | PLL MODE | $\begin{aligned} & \text { JESD } \\ & \text { MODE0 } \end{aligned}$ | JESD <br> MODE1 | $\begin{aligned} & \text { JESD } \\ & \text { MODE2 } \end{aligned}$ | RATIO <br> [ $\mathrm{f}_{\text {SerDes }} / \mathrm{f}_{\mathrm{CLK}}$ (Gbps / GSPS)] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Divide-by-4 (Divide-by-2 real) | 1 per channel | 8 | 2 | 2 | 4 | 20x | 1 | 0 | 0 | 2.5 |
|  |  | 4 | 2 | 4 | 4 | 40x | 2 | 0 | 0 | 5 |
|  |  | 4 | 2 | 1 | 1 | 40x | 0 | 0 | 1 |  |
| Divide-by-6 (Divide-by-3 real) | 1 per channel | 8 | 2 | 2 | 4 | 20x | 1 | 0 | 0 | 1.67 |
|  |  | 4 | 2 | 4 | 4 | 40x | 2 | 0 | 0 | 3.33 |
|  |  | 4 | 2 | 1 | 1 | 40x | 0 | 0 | 1 |  |

Table 17. JESD Sample Lane Alignment: Single-Band Real Output (Wide Bandwidth)

| OUTPUT <br> LANE | LMFS = 8224 |  | LMFS $=4244$ |  |  |  | LMFS $=4211$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DA0 | $\mathrm{A}_{0}[15: 8]$ | $\mathrm{A}_{0}[7: 0]$ |  |  |  |  |  |
| DA1 | $\mathrm{A}_{1}[15: 8]$ | $\mathrm{A}_{1}[7: 0]$ | $\mathrm{A}_{0}[15: 8]$ | $\mathrm{A}_{0}[7: 0]$ | $\mathrm{A}_{1}[15: 8]$ | $\mathrm{A}_{1}[7: 0]$ | $\mathrm{A}_{0}[15: 8]$ |
| DA2 | $\mathrm{A}_{2}[15: 8]$ | $\mathrm{A}_{2}[7: 0]$ | $\mathrm{A}_{2}[15: 8]$ | $\mathrm{A}_{2}[7: 0]$ | $\mathrm{A}_{3}[15: 8]$ | $\mathrm{A}_{3}[7: 0]$ | $\mathrm{A}_{0}[7: 0]$ |
| DA3 | $\mathrm{A}_{3}[15: 8]$ | $\mathrm{A}_{3}[7: 0]$ |  |  |  |  |  |
| DB0 | $\mathrm{B}_{0}[15: 8]$ | $\mathrm{B}_{0}[7: 0]$ |  |  |  |  |  |
| DB1 | $\mathrm{B}_{1}[15: 8]$ | $\mathrm{B}_{1}[7: 0]$ | $\mathrm{B}_{0}[15: 8]$ | $\mathrm{B}_{0}[7: 0]$ | $\mathrm{B}_{1}[15: 8]$ | $\mathrm{B}_{1}[7: 0]$ | $\mathrm{B}_{0}[15: 8]$ |
| DB2 | $\mathrm{B}_{2}[15: 8]$ | $\mathrm{B}_{2}[7: 0]$ | $\mathrm{B}_{0}[15: 8]$ | $\mathrm{B}_{2}[7: 0]$ | $\mathrm{B}_{3}[15: 8]$ | $\mathrm{B}_{3}[7: 0]$ | $\mathrm{B}_{0}[7: 0]$ |
| DB3 | $\mathrm{B}_{3}[15: 8]$ | $\mathrm{B}_{3}[7: 0]$ |  |  |  |  |  |

ADC32RF82
www.ti.com

### 8.4.2.5 JESD204B Frame Assembly with Decimation (Single-Band DDC): Real Output

Table 18 lists the available JESD204B formats and valid ranges for the ADC32RF82 with decimation (dual-band DDC) when using a complex output format. Table 19 shows the sample alignment on the different lanes.

Table 18. JESD Mode Options: Single-Band Real Output

| $\begin{aligned} & \text { DECIMATION } \\ & \text { SETTING } \\ & \text { (Complex) } \\ & \hline \end{aligned}$ | NUMBER OF ACTIVE DDCS | L | M | F | S | $\begin{aligned} & \text { PLL } \\ & \text { MODE } \end{aligned}$ | JESD MODEO | $\begin{aligned} & \text { JESD } \\ & \text { MODE1 } \end{aligned}$ | $\begin{aligned} & \text { JESD } \\ & \text { MODE2 } \end{aligned}$ | RATIO <br> [ $\mathbf{f}_{\text {SerDes }} / \mathrm{f}_{\mathrm{CLK}}$ (Gbps / GSPS)] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Divide-by-8 (Divide-by-4 real) | 1 per channel | 4 | 2 | 1 | 1 | 20x | 1 | 1 | 0 | 2.5 |
|  |  | 4 | 2 | 2 | 2 | 20x | 1 | 0 | 0 |  |
|  |  | 2 | 2 | 2 | 1 | 40x | 0 | 0 | 1 | 5 |
|  |  | 2 | 2 | 4 | 2 | 40x | 2 | 0 | 0 |  |
| Divide-by-9 <br> (Divide-by-4.5 real) | 1 per channel | 4 | 2 | 1 | 1 | 20x | 1 | 1 | 0 | 2.22 |
|  |  | 4 | 2 | 2 | 2 | 20x | 1 | 0 | 0 |  |
|  |  | 2 | 2 | 2 | 1 | 40x | 0 | 0 | 1 | 4.44 |
|  |  | 2 | 2 | 4 | 2 | 40x | 2 | 0 | 0 |  |
| Divide-by-10 (Divide-by-5 real) | 1 per channel | 4 | 2 | 1 | 1 | 20x | 1 | 1 | 0 | 2 |
|  |  | 4 | 2 | 2 | 2 | 20x | 1 | 0 | 0 |  |
|  |  | 2 | 2 | 2 | 1 | 40x | 0 | 0 | 1 | 4 |
|  |  | 2 | 2 | 4 | 2 | 40x | 2 | 0 | 0 |  |
| Divide-by-12 (Divide-by-6 real) | 1 per channel | 4 | 2 | 1 | 1 | 20x | 1 | 1 | 0 | 1.67 |
|  |  | 4 | 2 | 2 | 2 | 20x | 1 | 0 | 0 |  |
|  |  | 2 | 2 | 2 | 1 | 40x | 0 | 0 | 1 | 3.33 |
|  |  | 2 | 2 | 4 | 2 | 40x | 2 | 0 | 0 |  |
| Divide-by-16 (Divide-by-8 real) | 1 per channel | 4 | 2 | 1 | 1 | 20x | 1 | 1 | 0 | 1.25 |
|  |  | 4 | 2 | 2 | 2 | 20x | 1 | 0 | 0 |  |
|  |  | 2 | 2 | 2 | 1 | 40x | 0 | 0 | 1 | 2.5 |
|  |  | 2 | 2 | 4 | 2 | 40x | 2 | 0 | 0 |  |
| Divide-by-18 (Divide-by-9 real) | 1 per channel | 4 | 2 | 1 | 1 | 20x | 1 | 1 | 0 | 1.11 |
|  |  | 4 | 2 | 2 | 2 | 20x | 1 | 0 | 0 |  |
|  |  | 2 | 2 | 2 | 1 | 40x | 0 | 0 | 1 | 2.22 |
|  |  | 2 | 2 | 4 | 2 | 40x | 2 | 0 | 0 |  |
| Divide-by-20 (Divide-by-10 real) | 1 per channel | 4 | 2 | 1 | 1 | 20x | 1 | 1 | 0 | 1 |
|  |  | 4 | 2 | 2 | 2 | 20x | 1 | 0 | 0 |  |
|  |  | 2 | 2 | 2 | 1 | 40x | 0 | 0 | 1 | 2 |
|  |  | 2 | 2 | 4 | 2 | 40x | 2 | 0 | 0 |  |
| Divide-by-24 (Divide-by-12 real) | 1 per channel | 2 | 2 | 2 | 1 | 40x | 0 | 0 | 1 | 1.67 |
|  |  | 2 | 2 | 4 | 2 | 40x | 2 | 0 | 0 |  |
| Divide-by-32 <br> (Divide-by-16 real) | 1 per channel | 2 | 2 | 2 | 1 | 40x | 0 | 0 | 1 | 1.25 |
|  |  | 2 | 2 | 4 | 2 | 40x | 2 | 0 | 0 |  |

Table 19. JESD Sample Lane Assignment: Single-Band Real Output

| OUTPUT <br> LANE | LMFS $=$ <br> $\mathbf{4 2 1 1}$ | LMFS = 4222 |  |  | LMFS = 2221 |  |  | LMFS = 2242 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DA0 | $\mathrm{A}_{0}[15: 8]$ | $\mathrm{A}_{0}[15: 8]$ | $\mathrm{A}_{0}[7: 0]$ |  |  |  |  |  |  |
| DA1 | $\mathrm{A}_{0}[7: 0]$ | $\mathrm{A}_{1}[15: 8]$ | $\mathrm{A}_{1}[7: 0]$ | $\mathrm{A}_{0}[15: 8]$ | $\mathrm{A}_{0}[7: 0]$ | $\mathrm{A}_{0}[15: 8]$ | $\mathrm{A}_{0}[7: 0]$ | $\mathrm{A}_{1}[15: 8]$ | $\mathrm{A}_{1}[7: 0]$ |
| DB0 | $\mathrm{B}_{0}[15: 8]$ | $\mathrm{B}_{0}[15: 8]$ | $\mathrm{B}_{0}[7: 0]$ |  |  |  |  |  |  |
| DB1 | $\mathrm{B}_{0}[7: 0]$ | $\mathrm{B}_{1}[15: 8]$ | $\mathrm{B}_{1}[7: 0]$ | $\mathrm{B}_{0}[15: 8]$ | $\mathrm{B}_{0}[7: 0]$ | $\mathrm{B}_{0}[15: 8]$ | $\mathrm{B}_{0}[7: 0]$ | $\mathrm{B}_{1}[15: 8]$ | $\mathrm{B}_{1}[7: 0]$ |

## ADC32RF82

### 8.4.2.6 JESD204B Frame Assembly with Decimation (Dual-Band DDC): Complex Output

Table 20 lists the available JESD204B formats and valid ranges for the ADC32RF82 with decimation (dual-band DDC) when using a complex output format. The ranges are limited by the SerDes line rate and the maximum ADC sample frequency. Table 21 shows the sample alignment on the different lanes.

Table 20. JESD Mode Options: Dual-Band Complex Output

| DECIMATION SETTING (Complex) | NUMBER OF ACTIVE DDCS | L | M | F | S | PLL MODE | $\begin{aligned} & \text { JESD } \\ & \text { MODEO } \end{aligned}$ | JESD <br> MODE1 | JESD MODE2 | RATIO <br> [ $f_{\text {SerDes }} / \mathrm{f}_{\text {CLK }}$ (Gbps / GSPS)] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Divide-by-8 | 2 per channel | 8 | 8 | 2 | 1 | 20x | 1 | 0 | 0 | 2.5 |
|  |  | 4 | 8 | 4 | 1 | 40x | 2 | 0 | 0 | 5 |
| Divide-by-9 | 2 per channel | 8 | 8 | 2 | 1 | 20x | 1 | 0 | 0 | 2.22 |
|  |  | 4 | 8 | 4 | 1 | 40x | 2 | 0 | 0 | 4.44 |
| Divide-by-10 | 2 per channel | 8 | 8 | 2 | 1 | 20x | 1 | 0 | 0 | 2 |
|  |  | 4 | 8 | 4 | 1 | 40x | 2 | 0 | 0 | 4 |
| Divide-by-12 | 2 per channel | 8 | 8 | 2 | 1 | 20x | 1 | 0 | 0 | 1.67 |
|  |  | 4 | 8 | 4 | 1 | 40x | 2 | 0 | 0 | 3.33 |
| Divide-by-16 | 2 per channel | 8 | 8 | 2 | 1 | 20x | 1 | 0 | 0 | 1.25 |
|  |  | 4 | 8 | 4 | 1 | 40x | 2 | 0 | 0 | 2.5 |
| Divide-by-18 | 2 per channel | 8 | 8 | 2 | 1 | 20x | 1 | 0 | 0 | 1.11 |
|  |  | 4 | 8 | 4 | 1 | 40x | 2 | 0 | 0 | 2.22 |
| Divide-by-20 | 2 per channel | 8 | 8 | 2 | 1 | 20x | 1 | 0 | 0 | 1 |
|  |  | 4 | 8 | 4 | 1 | 40x | 2 | 0 | 0 | 2 |
| Divide-by-24 | 2 per channel | 4 | 8 | 4 | 1 | 40x | 2 | 0 | 0 | 1.67 |
| Divide-by-32 | 2 per channel | 4 | 8 | 4 | 1 | 40x | 2 | 0 | 0 | 1.25 |

Table 21. JESD Sample Lane Assignment: Dual-Band Complex Output ${ }^{(1)}$

| OUTPUT LANE | LMFS = 8821 |  | LMFS = 4841 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DA0 | $\mathrm{A} 1_{0}[15: 8]$ | $\mathrm{A} 1{ }_{0}[7: 0]$ |  |  |  |  |
| DA1 | A1Q ${ }_{0}[15: 8]$ | A1Q $\mathrm{Q}_{0}[7: 0]$ | A110[15:8] | A110[7:0] | $\mathrm{A}^{1} \mathrm{Q}_{0}[15: 8]$ | $\mathrm{Al}^{1} \mathrm{Q}_{0}[7: 0]$ |
| DA2 | A210[15:8] | A210[7:0] | A210[15:8] | A210[7:0] | $\mathrm{A} 2 \mathrm{Q}_{0}[15: 8]$ | A2Q $\left.{ }_{0} 7: 0\right]$ |
| DA3 | $\mathrm{A} 2 \mathrm{Q}_{0}[15: 8]$ | $\mathrm{A} 2 \mathrm{Q}_{0}[7: 0]$ |  |  |  |  |
| DB0 | B110[15:8] | B110[7:0] |  |  |  |  |
| DB1 | $\mathrm{B}_{1} \mathrm{Q}_{0}[15: 8]$ | B1Q ${ }_{0}[7: 0]$ | B110[15:8] | B110[7:0] | B1Q ${ }_{0}[15: 8]$ | B1Q ${ }_{0}[7: 0]$ |
| DB2 | B210[15:8] | B210[7:0] | B210[15:8] | B210[7:0] | $\mathrm{B} 2 \mathrm{Q}_{0}[15: 8]$ | $\mathrm{B} 2 \mathrm{Q}_{0}[7: 0]$ |
| DB3 | $\mathrm{B} 2 \mathrm{Q}_{0}[15: 8]$ | $\mathrm{B2Q}_{0}[7: 0]$ |  |  |  |  |

(1) Blue and green shading indicates the two bands for channel $A$; yellow and orange shading indicates the two bands for channel $B$.

ADC32RF82
www.ti.com

### 8.4.2.7 JESD204B Frame Assembly with Decimation (Dual-Band DDC): Real Output

Table 22 lists the available JESD204B formats and valid ranges for the ADC32RF82 with decimation (dual-band DDC) when using real output format. The ranges are limited by the SerDes line rate and the maximum ADC sample frequency. Table 23 shows the sample alignment on the different lanes.

Table 22. JESD Mode Options: Dual-Band Real Output

| DECIMATION SETTING (Complex) | NUMBER OF ACTIVE DDCS | L | M | F | S | $\begin{aligned} & \text { PLL } \\ & \text { MODE } \end{aligned}$ | $\begin{aligned} & \text { JESD } \\ & \text { MODEO } \end{aligned}$ | $\begin{aligned} & \text { JESD } \\ & \text { MODE1 } \end{aligned}$ | JESD MODE2 | RATIO <br> [ $f_{\text {SerDes }} / \mathrm{f}_{\mathrm{CLK}}$ (Gbps / GSPS)] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Divide-by-8 (Divide-by-4 real) | 2 per channel | 8 | 4 | 1 | 1 | 20x | 1 | 1 | 0 | 2.5 |
|  |  | 8 | 4 | 2 | 2 | 20x | 1 | 0 | 0 |  |
|  |  | 4 | 4 | 2 | 1 | 40x | 0 | 0 | 1 | 5 |
|  |  | 4 | 4 | 4 | 2 | 40x | 2 | 0 | 0 |  |
| Divide-by-9 <br> (Divide-by-4.5 real) | 2 per channel | 8 | 4 | 1 | 1 | 20x | 1 | 1 | 0 | 2.22 |
|  |  | 8 | 4 | 2 | 2 | 20x | 1 | 0 | 0 |  |
|  |  | 4 | 4 | 2 | 1 | 40x | 0 | 0 | 1 | 4.44 |
|  |  | 4 | 4 | 4 | 2 | 40x | 2 | 0 | 0 |  |
| Divide-by-10 (Divide-by-5 real) | 2 per channel | 8 | 4 | 1 | 1 | 20x | 1 | 1 | 0 | 2 |
|  |  | 8 | 4 | 2 | 2 | 20x | 1 | 0 | 0 |  |
|  |  | 4 | 4 | 2 | 1 | 40x | 0 | 0 | 1 | 4 |
|  |  | 4 | 4 | 4 | 2 | 40x | 2 | 0 | 0 |  |
| Divide-by-12 (Divide-by-6 real) | 2 per channel | 8 | 4 | 1 | 1 | 20x | 1 | 1 | 0 | 1.67 |
|  |  | 8 | 4 | 2 | 2 | 20x | 1 | 0 | 0 |  |
|  |  | 4 | 4 | 2 | 1 | 40x | 0 | 0 | 1 | 3.33 |
|  |  | 4 | 4 | 4 | 2 | 40x | 2 | 0 | 0 |  |
| Divide-by-16 (Divide-by-8 real) | 2 per channel | 8 | 4 | 1 | 1 | 20x | 1 | 1 | 0 | 1.25 |
|  |  | 8 | 4 | 2 | 2 | 20x | 1 | 0 | 0 |  |
|  |  | 4 | 4 | 2 | 1 | 40x | 0 | 0 | 1 | 2.5 |
|  |  | 4 | 4 | 4 | 2 | 40x | 2 | 0 | 0 |  |
| Divide-by-18 (Divide-by-9 real) | 2 per channel | 8 | 4 | 1 | 1 | 20x | 1 | 1 | 0 | 1.11 |
|  |  | 8 | 4 | 2 | 2 | 20x | 1 | 0 | 0 |  |
|  |  | 4 | 4 | 2 | 1 | 40x | 0 | 0 | 1 | 2.22 |
|  |  | 4 | 4 | 4 | 2 | 40x | 2 | 0 | 0 |  |
| Divide-by-20 <br> (Divide-by-10 real) | 2 per channel | 8 | 4 | 1 | 1 | 20x | 1 | 1 | 0 | 1 |
|  |  | 8 | 4 | 2 | 2 | 20x | 1 | 0 | 0 |  |
|  |  | 4 | 4 | 2 | 1 | 40x | 0 | 0 | 1 | 2 |
|  |  | 4 | 4 | 4 | 2 | 40x | 2 | 0 | 0 |  |
| Divide-by-24 <br> (Divide-by-12 real) | 2 per channel | 4 | 4 | 2 | 1 | 40x | 0 | 0 | 1 | 1.67 |
|  |  | 4 | 4 | 4 | 2 | 40x | 2 | 0 | 0 |  |
| Divide-by-32 <br> (Divide-by-16 real) | 2 per channel | 4 | 4 | 2 | 1 | 40x | 0 | 0 | 1 | 1.25 |
|  |  | 4 | 4 | 4 | 2 | 40x | 2 | 0 | 0 |  |

Table 23. JESD Sample Lane Assignment: Dual-Band Complex Output ${ }^{(1)}$

| OUTPUT <br> LANE | LMFS $=8411$ | LMFS = 8422 |  | LMFS = 4421 |  |  | LMFS =4442 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DA0 | $\mathrm{A} 1_{0}[15: 8]$ | $\mathrm{A} 1_{0}[15: 8]$ | $\mathrm{A} 1_{0}[7: 0]$ |  |  |  |  |  |  |
| DA1 | $\mathrm{A} 1_{0}[7: 0]$ | $\mathrm{A} 1_{1}[15: 8]$ | $\mathrm{A} 1_{1}[7: 0]$ | $\mathrm{A} 1_{0}[15: 8]$ | $\mathrm{A} 1_{0}[7: 0]$ | $\mathrm{A} 1_{0}[15: 8]$ | $\mathrm{A} 1_{0}[7: 0]$ | $\mathrm{A} 1_{1}[15: 8]$ | $\mathrm{A} 1_{1}[7: 0]$ |
| DA2 | $\mathrm{A} 2_{0}[15: 8]$ | $\mathrm{A} 2_{0}[15: 8]$ | $\mathrm{A} 2_{0}[7: 0]$ | $\mathrm{A} 2_{0}[15: 8]$ | $\mathrm{A} 2_{0}[7: 0]$ | $\mathrm{A} 2_{0}[15: 8]$ | $\mathrm{A} 2_{0}[7: 0]$ | $\mathrm{A} 2_{1}[15: 8]$ | $\mathrm{A} 2_{1}[7: 0]$ |
| DA3 | $\mathrm{A} 2_{0}[7: 0]$ | $\mathrm{A} 2_{1}[15: 8]$ | $\mathrm{A} 2_{1}[7: 0]$ |  |  |  |  |  |  |
| DB0 | $\mathrm{B} 1_{0}[15: 8]$ | $\mathrm{B} 1_{0}[15: 8]$ | $\mathrm{B} 1_{0}[7: 0]$ |  |  |  |  |  |  |
| DB1 | $\mathrm{B} 1_{0}[7: 0]$ | $\mathrm{B} 1_{1}[15: 8]$ | $\mathrm{B} 1_{1}[7: 0]$ | $\mathrm{B} 1_{0}[15: 8]$ | $\mathrm{B} 1_{0}[7: 0]$ | $\mathrm{B} 1_{0}[15: 8]$ | $\mathrm{B} 1_{0}[7: 0]$ | $\mathrm{B} 1_{1}[15: 8]$ | $\mathrm{B} 1_{1}[7: 0]$ |
| DB2 | $\mathrm{B} 2_{0}[15: 8]$ | $\mathrm{B} 2_{0}[15: 8]$ | $\mathrm{B} 2_{0}[7: 0]$ | $\mathrm{B} 2_{0}[15: 8]$ | $\mathrm{B} 2_{0}[7: 0]$ | $\mathrm{B} 2_{0}[15: 8]$ | $\mathrm{B} 2_{0}[7: 0]$ | $\mathrm{B} 2_{1}[15: 8]$ | $\mathrm{B} 2_{1}[7: 0]$ |
| DB3 | $\mathrm{B} 2_{0}[7: 0]$ | $\mathrm{B} 2_{1}[15: 8]$ | $\mathrm{B} 2_{1}[7: 0]$ |  |  |  |  |  |  |

(1) Blue and green shading indicates the two bands for channel $A$; yellow and orange shading indicates the two bands for channel $B$.

## ADC32RF82

### 8.4.3 Serial Interface

The ADC has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), and SDIN (serial interface data) pins. Serially shifting bits into the device is enabled when SEN is low. As shown in Figure 120, SDIN serial data are latched at every SCLK rising edge when SEN is active (low). The interface can function as shown in Table 24 with SCLK frequencies from 20 MHz down to low speeds (of a few hertz) and also with a non-50\% SCLK duty cycle.
The SPI access uses 24 bits consisting of eight register data bits, 12 register address bits, and four special bits to distinguish between read/write, page and register, and individual channel access, as described in Table 25.


Figure 120. SPI Timing Diagram

Table 24. SPI Timing Information

|  |  | MIN | TYP |
| :--- | :--- | :---: | :---: |
| $\mathrm{f}_{\text {SCLK }}$ | SCLK frequency (equal to $1 / \mathrm{t}_{\text {SCLK }}$ | MAX | UNIT |
| $\mathrm{t}_{\text {SLOADS }}$ | SEN to SCLK setup time | 1 | 20 |
| $\mathrm{t}_{\text {SLOADH }}$ | SCLK to SEN hold time | 50 | MHz |
| $\mathrm{t}_{\text {DSU }}$ | SDIN setup time | 50 | ns |
| $\mathrm{t}_{\text {DH }}$ | SDIN hold time | 10 | ns |
| $\mathrm{t}_{\text {SDOUT }}$ | Delay between SCLK falling edge to SDOUT | 10 | ns |

Table 25. SPI Input Description

| SPI BIT | DESCRIPTION | OPTIONS |
| :--- | :--- | :--- |
| R/W bit | Read/write bit | $0=$ SPI write <br> $1=$ SPI read back |
| M bit | SPI bank access | $0=$ Analog SPI bank (master) <br> $1=$ All digital SPI banks (main digital, interleaving, <br> decimation filter, JESD digital, and so forth) |
| P bit | JESD page selection bit | $0=$ Page access <br> $1=$ Register access |
| CH bit | SPI access for a specific channel of the JESD SPI <br> bank | $0=$ Channel A <br> $1=$ Channel B |
| ADDR[11:0] | SPI address bits | - |
| DATA[7:0] | SPI data bits | - |

Figure 121 shows the SDOUT timing when data are read back from a register. Data are placed on the SDOUT bus at the SCLK falling edge so that the data can be latched at the SCLK rising edge by the external receiver.


Figure 121. SDOUT Timing

### 8.4.3.1 Serial Register Write: Analog Bank

The internal register of the ADC32RF82 analog bank (Figure 122) can be programmed by:

1. Driving the SEN pin low.
2. Initiating a serial interface cycle selecting the page address of the register whose content must be written. To select the master page: write address 0012 h with 04 h . To select the ADC page: write address 0011 h with FFh.
3. Writing the register content. When a page is selected, multiple registers located in the same page can be programmed.


RESET


Figure 122. SPI Write Timing Diagram for the Analog Bank

### 8.4.3.2 Serial Register Readout: Analog Bank

Contents of the registers located in the two pages of the analog bank (Figure 123) can be readback by:

1. Driving the SEN pin low.
2. Selecting the page address of the register whose content must be read. Master page: write address 0012 h with 04 h . ADC page: write address 0011 h with FFh.
3. Setting the R/W bit to 1 and writing the address to be read back.
4. Reading back the register content on the SDOUT pin. When a page is selected, the contents of multiple registers located in same page can be readback.

sDout


Figure 123. SPI Read Timing Diagram for the Analog Bank

### 8.4.3.3 Serial Register Write: Digital Bank

The digital bank contains seven pages (Offset Corrector Page for channel A and B; Digital Gain Page for channel A and B; Main digital Page for channel A and B; and JESD Digital Page). Figure 124 shows the timing for the individual page selection. The registers located in the pages of the digital bank can be programmed by:

1. Driving the SEN pin low.
2. Setting the $M$ bit to 1 and specifying the page with with the desired register. There are seven pages in Digital Bank. These pages can be selected by appropriately programming register bits DIGITAL BANK PAGE SEL, located in addresses 002h, 003h, and 004h, using three consecutive SPI cycles. Addressing in a SPI cycle begins with $4 x x x$ when selecting a page from digital bank because the $M$ bit must be set to 1 .

- To select the offset corrector page channel A: write address 4004 h with $61 \mathrm{~h}, 4003 \mathrm{~h}$ with 00 h , and 4002 h with 00h.
- To select the offset corrector page channel B: write address 4004 h with $61 \mathrm{~h}, 4003 \mathrm{~h}$ with 01 h , and 4002 h with 00h.
- To select the digital gain page channel A: write address 4004h with 61 h , 4003 h with 00 h , and 4002 h with 05 h .
- To select the digital gain page channel B: write address 4004h with $61 \mathrm{~h}, 4003 \mathrm{~h}$ with 01 h , and 4002 h with 05 h .
- To select the main digital page channel A: write address 4004h with 68h, 4003h with 00h, and 4002h with 00h.
- To select the main digital page channel B: write address 4004 h with $68 \mathrm{~h}, 4003 \mathrm{~h}$ with 01 h , and 4002 h with 00h.
- To select the JESD digital page: write address 4004 h with $69 \mathrm{~h}, 4003 \mathrm{~h}$ with 00 h , and 4002 h with 00 h .


Figure 124. SPI Write Timing Diagram for Digital Bank Page Selection

## ADC32RF82

3. Writing into the desired register by setting both the $M$ bit and $P$ bit to 1 . Write register content. When a page is selected, multiple writes into the same page can be done. Addressing in an SPI cycle begins with $6 \times x x$, as shown in Figure 125, when selecting a page from the digital bank because the $M$ bit must be set to 1 .
Note that the JESD digital page is common for both channels. The CH bit can be used to distinguish between two channels when programming registers in the JESD digital page. When $\mathrm{CH}=0$, registers are programmed for channel B ; when $\mathrm{CH}=1$, registers are programmed for channel A . Thus, an SPI cycle to program registers for channel $B$ begins with $6 x x x$ and channel $A$ begins with 7xxx.


Figure 125. SPI Write Timing Diagram for Digital Bank Register Write

### 8.4.3.4 Serial Register Readout: Digital Bank

Readback of the register in one of the digital banks (as shown in Figure 126) can be accomplished by:

1. Driving the SEN pin low.
2. Selecting the page in the digital page: follow step 2 in the Serial Register Write: Digital Bank section.
3. Set the R/W, M, and $P$ bits to 1 , select channel $A$ or channel $B$, and write the address to be read back.

- JESD digital page: use the CH bit to select channel $\mathrm{B}(\mathrm{CH}=0)$ or channel $\mathrm{A}(\mathrm{CH}=1)$.

4. Read back the register content on the SDOUT pin. When a page is selected, multiple read backs from the same page can be done.


Figure 126. SPI Read Timing Diagram for the Digital Bank

### 8.4.3.5 Serial Register Write: Decimation Filter and Power Detector Pages

The decimation filter and power detector pages are special pages that accept direct addressing. The sampling clock and SYSREF signal are required to properly configure the decimation settings. Registers located in these pages can be programmed in one SPI cycle (Figure 127).

1. Drive the SEN pin low.
2. Directly write to the decimation filter or power detector pages. To program registers in these pages, set $M=1$ and $\mathrm{CH}=1$. Additionally, address bit $\mathrm{A}[10]$ selects the decimation filter page $(\mathrm{A}[10]=0)$ or the power detector page $(A[10]=1)$. Address bit $A[11]$ selects channel $A(A[11]=0)$ or channel $B(A[11]=1)$.

- Decimation filter page: write address $50 \times x h$ for channel A or $58 x x h$ for channel B.
- Power detector page: write address $54 \times x h$ for channel A or 5Cxxh for channel B.

Example: Writing address 5001 h with 02 h selects the decimation filter page for channel A and programs decimation factor of divide-by-8 (complex output).


Figure 127. SPI Write Timing Diagram for the Decimation and Power Detector Pages

### 8.5 Register Maps

The ADC32RF82 contains two main SPI banks. The analog SPI bank provides access to the ADC core and the digital SPI bank controls the digital blocks (including the serial JESD interface). Figure 128 and Figure 129 provide a conceptual view of the SPI registers inside the ADC32RF82. The analog SPI bank contains the master and ADC pages. The digital SPI bank is divided into multiple pages (the main digital, digital gain, decimation filter, JESD digital, and power detector pages).

(1) In general, SPI writes are completed in two steps. The first step is to access the necessary page. The second step is to program the desired register in that page. When a page is accessed, the registers in that page can be programmed multiple times.
(2) Registers in the decimation filter page and the power detector page can be directly programmed in one SPI cycle.
(3) The CH bit is a don't care bit and is recommended to be kept at 0 .

Figure 128. SPI Registers, Two-Step Addressing

## Register Maps (continued)

SDIN
SPI Cycle
SCLK $\qquad$
SEN $\longrightarrow$

(1) Registers in the decimation filter page and the power detector page can be directly programmed in one SPI cycle.
(2) To program registers in the decimation filter page, aet $\mathrm{M}=1, \mathrm{CH}=1, \mathrm{~A}[10]=0$, and $\mathrm{A}[11]=0$ or 1 for channel A or B . Addressing begins at 50 xx for channel A and 58xx for channel B.
(3) To program registers in power detector page, set $M=1, C H=1, A[10]=1$, and $A[11]=0$ or 1 for channel $A$ or $B$. Addressing begins at $54 x x$ for channel $A$ and $5 C x x$ for channel B.

Figure 129. SPI Registers: Direct Addressing

## Register Maps (continued)

Table 26 lists the register map for the ADC32RF82.
Table 26. Register Map

| REGISTER ADDRESS A[11:0] (Hex) | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GENERAL REGISTERS |  |  |  |  |  |  |  |  |
| 000 | RESET | 0 | 0 | 0 | 0 | 0 | 0 | RESET |
| 002 | DIGITAL BANK PAGE SEL[7:0] |  |  |  |  |  |  |  |
| 003 | DIGITAL BANK PAGE SEL[15:8] |  |  |  |  |  |  |  |
| 004 | DIGITAL BANK PAGE SEL[23:16] |  |  |  |  |  |  |  |
| 010 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 or 4 WIRE |
| 011 | ADC PAGE SEL |  |  |  |  |  |  |  |
| 012 | 0 | 0 | 0 | 0 | 0 | MASTER PAGE SEL | 0 | 0 |
| MASTER PAGE ( $\mathrm{M}=0$ ) |  |  |  |  |  |  |  |  |
| 020 | 0 | 0 | 0 | PDN SYSREF | 0 | 0 | PDN CHB | GLOBAL PDN |
| 032 | 0 | 0 | INCR CM IMPEDANCE | 0 | 0 | 0 | 0 | 0 |
| 039 | 0 | ALWAYS WRITE 1 | 0 | ALWAYS WRITE 1 | 0 | 0 | PDN CHB EN | SYNC TERM DIS |
| 03C | 0 | SYSREF DEL EN | 0 | 0 | 0 | 0 | SYSREF | DEL[4:3] |
| 03D | 0 | 0 | 0 | 0 | 0 | JESD OUTPUT SWING |  |  |
| 05A | SYSREF DEL[2:0] |  |  | 0 | 0 | 0 | 0 | 0 |
| 057 | 0 | 0 | 0 | SEL SYSREF REG | ASSERT SYSREF REG | 0 | 0 | 0 |
| 058 | 0 | 0 | SYNCB POL | 0 | 0 | 0 | 0 | 0 |
| ADC PAGE ( $\mathrm{FFh}, \mathrm{M}=0$ ) |  |  |  |  |  |  |  |  |
| 03F | 0 | 0 | 0 | 0 | 0 | SLOW SP EN1 | 0 | 0 |
| 042 | 0 | 0 | 0 | SLOW SP EN2 | 0 | 0 | 1 | 1 |
| Offset Corr Page Channel A ( $610000 \mathrm{~h}, \mathrm{M}=1$ ) |  |  |  |  |  |  |  |  |
| 68 | FREEZE OFFSET CORR | ALWAYS WRITE 1 | 0 | 0 | 0 | $\begin{gathered} \text { DIS OFFSET } \\ \text { CORR } \end{gathered}$ | ALWAYS WRITE 1 | 0 |
| Offset Corr Page Channel B (610100h, M = 1) |  |  |  |  |  |  |  |  |
| 68 | FREEZE OFFSET CORR | ALWAYS WRITE 1 | 0 | 0 | 0 | DIS OFFSET CORR | ALWAYS WRITE 1 | 0 |
| Digital Gain Page Channel A (610005, M = 1) |  |  |  |  |  |  |  |  |
| 0A6 | 0 | 0 | 0 | 0 | DIGITAL GAIN |  |  |  |

NSTRUMENTS

## Register Maps (continued)

Table 26. Register Map (continued)

| REGISTER ADDRESS A[11:0] (Hex) | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Digital Gain Page Channel B (610105, M = 1) |  |  |  |  |  |  |  |  |
| 0A6 | 0 | 0 | 0 | 0 | DIGITAL GAIN |  |  |  |
| Main Digital Page Channel A (680000h, M = 1) |  |  |  |  |  |  |  |  |
| 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | DIG CORE RESET GBL |
| 0A2 | 0 | 0 | 0 | 0 | NQ ZONE EN |  | ST |  |
| 0A5 | Sampling Frequency for ChA and ChB |  |  |  |  |  |  |  |
| 0 A 9 | 0 | 0 | 0 | 0 | Sampling Frequency Enable | 0 | 1 | 1 |
| 0B0 | Band1 Lower-Edge Frequency LSB Setting |  |  |  |  |  |  |  |
| 0B1 | 0 | 0 | 0 | Band1 Lower-Edge Frequency MSB Setting |  |  |  |  |
| 0B2 | Band1 Upper-Edge Frequency LSB Setting |  |  |  |  |  |  |  |
| 0B3 | 0 | 0 | Band1 Frequency Range Enable | Band1 Upper-Edge Frequency MSB Setting |  |  |  |  |
| 0B4 | Band2 Lower-Edge Frequency LSB Setting |  |  |  |  |  |  |  |
| 0B5 | 0 | 0 | 0 | Band2 Lower-Edge Frequency MSB Setting |  |  |  |  |
| 0B6 | Band2 Upper-Edge Frequency LSB Setting |  |  |  |  |  |  |  |
| 0B7 | 0 | 0 | Band2 Frequency Range Enable | Band2 Upper-Edge Frequency MSB Setting |  |  |  |  |
| 0B8 | Band3 Lower-Edge Frequency LSB Setting |  |  |  |  |  |  |  |
| 0B9 | 0 | 0 | 0 | Band3 Lower-Edge Frequency MSB Setting |  |  |  |  |
| OBA | Band3 Upper-Edge Frequency LSB Setting |  |  |  |  |  |  |  |
| OBB | 0 | 0 | Band3 Frequency Range Enable | Band3 Upper-Edge Frequency MSB Setting |  |  |  |  |
| Main Digital Page Channel B (680001h, M = 1) |  |  |  |  |  |  |  |  |
| 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0A2 | 0 | 0 | 0 | 0 | NQ ZONE EN | NYQUIST ZONE |  |  |
| 0B0 | Band1 Lower-Edge Frequency LSB Setting |  |  |  |  |  |  |  |
| 0B1 | 0 | 0 | 0 | Band1 Lower-Edge Frequency MSB Setting |  |  |  |  |
| 0B2 | Band1 Upper-Edge Frequency LSB Setting |  |  |  |  |  |  |  |
| 0B3 | 0 | 0 | Band1 Frequency Range Enable | Band1 Upper-Edge Frequency MSB Setting |  |  |  |  |
| 0B4 | Band2 Lower-Edge Frequency LSB Setting |  |  |  |  |  |  |  |

## Register Maps (continued)

Table 26. Register Map (continued)

| REGISTER ADDRESS A[11:0] (Hex) | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0B5 | 0 | 0 | 0 | Band2 Lower-Edge Frequency MSB Setting |  |  |  |  |
| 0B6 | Band2 Upper-Edge Frequency LSB Setting |  |  |  |  |  |  |  |
| 0B7 | 0 | 0 | Band2 Frequency Range Enable | Band2 Upper-Edge Frequency MSB Setting |  |  |  |  |
| 0B8 | Band3 Lower-Edge Frequency LSB Setting |  |  |  |  |  |  |  |
| 0B9 | 0 | 0 | 0 | Band3 Lower-Edge Frequency MSB Setting |  |  |  |  |
| OBA | Band3 Upper-Edge Frequency LSB Setting |  |  |  |  |  |  |  |
| OBB | 0 | 0 | Band3 Frequency Range Enable | Band3 Upper-Edge Frequency MSB Setting |  |  |  |  |
| JESD DIGITAL PAGE (690000h, M = 1) |  |  |  |  |  |  |  |  |
| 001 | CTRL K | 0 | 0 | TESTMODE EN | 0 | LANE ALIGN | FRAME ALIGN | TX LINK DIS |
| 002 | SYNC REG | SYNC REG EN | 0 | 0 | 12BIT MODE |  | JESD MODE0 |  |
| 003 | LINK LAYER TESTMODE |  |  | LINK LAY RPAT | LMFC MASK RESET | JESD MODE1 | JESD MODE2 | RAMP 12BIT |
| 004 | 0 | 0 | 0 | 0 | 0 | 0 | REL ILA SEQ |  |
| 006 | SCRAMBLE EN | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 007 | 0 | 0 | 0 | FRAMES PER MULTIFRAME (K) |  |  |  |  |
| 016 | 0 | 40X MODE |  |  | 0 | 0 | 0 | 0 |
| 017 | 0 | 0 | 0 | 0 | $\begin{aligned} & \text { LANEO } \\ & \text { POL } \end{aligned}$ | LANE1 POL | $\begin{aligned} & \text { LANE2 } \\ & \text { POL } \end{aligned}$ | LANE3 POL |
| 032 | SEL EMP LANE 0 |  |  |  |  |  | 0 | 0 |
| 033 | SEL EMP LANE 1 |  |  |  |  |  | 0 | 0 |
| 034 | SEL EMP LANE 2 |  |  |  |  |  | 0 | 0 |
| 035 | SEL EMP LANE 3 |  |  |  |  |  | 0 | 0 |
| 036 | 0 | CMOS SYNCB | 0 | 0 | 0 | 0 | 0 | 0 |
| 037 | 0 | 0 | 0 | 0 | 0 | 0 | PLL MODE |  |
| 03C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | EN CMOS SYNCB |
| 03E | 0 | MASK CLKDIV SYSREF | MASK NCO SYSREF | 0 | 0 | 0 | 0 | 0 |

## Register Maps (continued)

Table 26. Register Map (continued)


## Register Maps (continued)

Table 26. Register Map (continued)

| REGISTER ADDRESS A[11:0] (Hex) | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| POWER DETECTOR PAGE (Direct Addressing, 16-Bit Address, 5400h for Channel A and 5C00h for Channel B) |  |  |  |  |  |  |  |  |
| 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | PKDET EN |
| 001 | BLKPKDET [7:0] |  |  |  |  |  |  |  |
| 002 | BLKPKDET [15:8] |  |  |  |  |  |  |  |
| 003 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | BLKPKDET [16] |
| 007 | BLKTHHH |  |  |  |  |  |  |  |
| 008 | BLKTHHL |  |  |  |  |  |  |  |
| 009 | BLKTHLH |  |  |  |  |  |  |  |
| 00A | BLKTHLL |  |  |  |  |  |  |  |
| 00B | DWELL[7:0] |  |  |  |  |  |  |  |
| 00C | DWELL[15:8] |  |  |  |  |  |  |  |
| 00D | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FILTOLPSEL |
| 00E | 0 | 0 | 0 | 0 |  |  |  |  |
| 00F | FILOTHH[7:0] |  |  |  |  |  |  |  |
| 010 | FILOTHH[15:8] |  |  |  |  |  |  |  |
| 011 | FILOTHL[7:0] |  |  |  |  |  |  |  |
| 012 | FILOTHL[15:8] |  |  |  |  |  |  |  |
| 013 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | IIRO 2BIT EN |
| 016 | FIL1THH[7:0] |  |  |  |  |  |  |  |
| 017 | FIL1THH[15:8] |  |  |  |  |  |  |  |
| 018 | FIL1THL[7:0] |  |  |  |  |  |  |  |
| 019 | FIL1THL[15:8] |  |  |  |  |  |  |  |
| 01A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | IIR1 2BIT EN |
| 01D | DWELLIIR[7:0] |  |  |  |  |  |  |  |
| 01E | DWELLIIR[15:8] |  |  |  |  |  |  |  |
| 020 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | IIR0 2BIT EN |
| 021 | 0 | 0 | 0 |  |  | 0 O PWRDETACCU |  |  |
| 022 | PWRDETH[7:0] |  |  |  |  |  |  |  |
| 023 | PWRDETH[15:8] |  |  |  |  |  |  |  |
| 024 | PWRDETL[7:0] |  |  |  |  |  |  |  |
| 025 | PWRDETL[15:8] |  |  |  |  |  |  |  |

## Register Maps (continued)

Table 26. Register Map (continued)

| REGISTER | REGISTER DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A[11: 0] \text { (Hex) }$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 027 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | RMS 2BIT EN |
| 02B | 0 | 0 | 0 | RESET AGC | 0 | 0 | 0 | 0 |
| 032 | OUTSEL GPIO4 |  |  |  |  |  |  |  |
| 033 | OUTSEL GPIO1 |  |  |  |  |  |  |  |
| 034 | OUTSEL GPIO3 |  |  |  |  |  |  |  |
| 035 | OUTSEL GPIO2 |  |  |  |  |  |  |  |
| 037 | 0 | 0 | 0 | 0 | IODIR GPIO2 | IODIR GPIO3 | IODIR GPIO1 | IODIR GPIO4 |
| 038 | 0 | 0 | INSEL1 |  | 0 | 0 | INSEL0 |  |

## ADC32RF82

SBAS869 -SEPTEMBER 2017
www.ti.com

### 8.5.1 Example Register Writes

This section provides three different example register writes. Table 27 describes a global power-down register write, Table 28 describes the register writes when the scrambler is enabled, and Table 29 describes the register writes for $8 x$ decimation for channels A and B (complex output, 1 DDC mode) with the NCO set to 1.8 GHz ( $f_{\mathrm{S}}=$ 3 GSPS) and the JESD format configured to LMFS $=4421$.

Table 27. Global Power-Down

| ADDRESS | DATA |  |
| :---: | :---: | :--- |
| 12 h | 04 h | Set the master page |
| 20 h | 01 h | Set the global power-down |

Table 28. Scrambler Enable

| ADDRESS | DATA |  |
| :---: | :---: | :--- |
| 4004 h | 69 h | COMMENT |
| 4003 h | 00 h |  |
| 6006 h | 80 h | Scrambler enable, channel A digital JESD page |
| 7006 h | 80 h | Scrambler enable, channel B |

Table 29. 8x Decimation for Channel A and B

| ADDRESS | DATA | COMMENT |
| :---: | :---: | :---: |
| 4004h | 68h |  |
| 4003h | 00h | Select the main digital page for channel |
| 6000h | 01h | Issue a digital reset for channel A |
| 6000h | 00h | Clear the digital for reset channel A |
| 4003h | 01h | Select the main digital page for channel B |
| 6000h | 01h | Issue a digital reset for channel B |
| 6000h | 00h | Clear the digital reset for channel B |
| 4004h | 69h | Select the digital JESD page |
| 4003h | 00h | Select the digital JESD pag |
| 6002h | 01h | Set JESD MODE0 $=1$, channel A |
| 7002h | 01h | Set JESD MODE0 $=1$, channel B |
| 5000h | 01h | Enable the DDC, channel A |
| 5001h | 02h | Set decimation to 8x complex |
| 5007h | 9Ah | Set the LSB of DDC0, NCO1 to 9Ah ( $\mathrm{f}_{\mathrm{NCO}}=1.8 \mathrm{GHz}, \mathrm{f}_{\mathrm{S}}=3 \mathrm{GSPS}$ ) |
| 5008h | 99h | Set the MSB of DDC0, NCO1 to 99h (f $\mathrm{f}_{\mathrm{NCO}}=1.8 \mathrm{GHz}, \mathrm{f}_{\mathrm{S}}=3 \mathrm{GSPS}$ ) |
| 5014h | 01h | Enable the 6-dB digital gain of DDC0 |
| 5801h | 02h | Set decimation to 8x complex |
| 5807h | 9Ah | Set the LSB of DDC0, NCO1 to 9Ah ( $\mathrm{f}_{\mathrm{NCO}}=1.8 \mathrm{GHz}, \mathrm{f}_{\mathrm{S}}=3 \mathrm{GSPS}$ ) |
| 5808h | 99h | Set the MSB of DDC0, NCO1 to 99h (f $\mathrm{f}_{\mathrm{NCO}}=1.8 \mathrm{GHz}, \mathrm{f}_{\mathrm{S}}=3 \mathrm{GSPS}$ ) |
| 5814h | 01h | Enable the 6-dB digital gain of DDC0 |

### 8.5.2 Register Descriptions

Table 30 lists the access codes for the ADC32RF82 registers.
Table 30. ADC32RF82 Access Type Codes

| Access Type | Code | Description |
| :--- | :--- | :--- |
| R | R | Read |
| R-W | R/W | Read or Write |
| W | W | Write |
| $-n$ |  | Value after reset or the default <br> value |

### 8.5.2.1 General Registers

### 8.5.2.1.1 Register 000h (address $\boldsymbol{=}$ 000h), General Registers

Figure 130. Register 000h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-0h |

Table 31. Register 000h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | RESET | R/W | Oh | $0=$ Normal operation <br> $1=$ Internal software reset, clears back to 0 |
| $6-1$ | 0 | W | Oh | Must write 0 |
| 0 | RESET | R/W | Oh | $0=$ Normal operation $^{(1)}$ <br> $1=$ Internal software reset, clears back to 0 |

(1) Both bits $(7,0)$ must be set simultaneously to perform a reset.

### 8.5.2.1.2 Register 002h (address $\boldsymbol{=}$ 002h), General Registers

Figure 131. Register 002h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 32. Register 002h Field Descriptions
$\left.\begin{array}{|l|l|l|l|l|}\hline \text { Bit } & \text { Field } & \text { Type } & \text { Reset } & \text { Description } \\ \hline 7-0 & \text { DIGITAL BANK PAGE SEL[7:0] } & \text { R/W } & \text { Oh } & \begin{array}{l}\text { Program the JESD BANK PAGE SEL[23:0] bits to access the } \\ \text { desired page in the JESD bank. } \\ \end{array} \\ & & & & 680000 \mathrm{~h}=\text { Main digital page CHA selected } \\ & & & & 680100 \mathrm{~h}=\text { Main digital page CHB selected } \\ & & & & 610000 \mathrm{~h}=\text { Digital function page CHA selected } \\ & & & & 610100 \mathrm{~h}=\text { Digital function page CHB selected }\end{array}\right]$

## ADC32RF82

### 8.5.2.1.3 Register 003h (address $=003 \mathrm{~h}$ ), General Registers

Figure 132. Register 003h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 33. Register 003h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | DIGITAL BANK PAGE SEL[15:8] | R/W | Oh | Program the JESD BANK PAGE SEL[23:0] bits to access the <br> desired page in the JESD bank. <br> $680000 \mathrm{~h}=$ Main digital page CHA selected |
|  |  |  |  |  |
|  |  |  |  | $680100 \mathrm{~h}=$ Main digital page CHB selected <br> $610000 \mathrm{~h}=$ Digital function page CHA selected <br> $610100 \mathrm{~h}=$ Digital function page CHB selected <br> $690000 \mathrm{~h}=$ JESD digital page selected |

### 8.5.2.1.4 Register 004h (address $=004 \mathrm{~h}$ ), General Registers

Figure 133. Register 004h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 34. Register 004h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | DIGITAL BANK PAGE SEL[23:16] | R/W | Oh | Program the JESD BANK PAGE SEL[23:0] bits to access the <br> desired page in the JESD bank. <br> $680000 \mathrm{~h}=$ Main digital page CHA selected |
|  |  |  |  |  |
|  |  |  |  | $680100 \mathrm{~h}=$ Main digital page CHB selected <br> $610000 \mathrm{~h}=$ Digital function page CHA selected <br> $610100 \mathrm{~h}=$ Digital function page CHB selected <br> $690000 \mathrm{~h}=$ JESD digital page selected |
|  |  |  |  |  |

### 8.5.2.1.5 Register 010h (address $=010 \mathrm{~h}$ ), General Registers

Figure 134. Register 010h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 or 4 WIRE |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-0h | R/W-Oh |

Table 35. Register 010h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | 3 or 4 WIRE | R/W | Oh | $0=4$-wire SPI (default) <br> $1=3$-wire SPI where SDIN become input or output |

### 8.5.2.1.6 Register 011h (address $\boldsymbol{=}$ 011h), General Registers

Figure 135. Register 011h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC PAGE SEL |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Table 36. Register 011h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | ADC PAGE SEL | R/W | Oh | $00000000=$ Normal operation, ADC page is not selected <br> $11111111=$ ADC page is selected; MASTER PAGE SEL must <br> be set to 0 |

### 8.5.2.1.7 Register 012h (address $\boldsymbol{=}$ 012h), General Registers

Figure 136. Register 012h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | MASTER PAGE SEL | 0 |
| W-Oh | W-Oh | $W-0 h$ | $W-O h$ | $W-0 h$ | R/W-Oh | W-Oh |

Table 37. Register 012h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-3$ | 0 | W | Oh | Must write 0 |
| 2 | MASTER PAGE SEL | R/W | Oh | $0=$ Normal operation <br> $1=$ Selects the master page address; ADC PAGE must be set <br> to 0 |
| $1-0$ | 0 | W | Oh | Must write 0 |

### 8.5.3 Master Page ( $\mathrm{M}=0$ )

### 8.5.3.1 Register 020h (address $=$ 020h), Master Page

Figure 137. Register 020h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | PDN SYSREF | 0 | 0 | PDN CHB | GLOBAL PDN |
| W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | R/W-Oh | R/W-Oh | R/W-Oh |

Table 38. Register 020h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| 4 | PDN SYSREF | R/W | Oh | This bit powers down the SYSREF input buffer. <br> $0=$ Normal operation <br> $1=$ SYSREF input capture buffer is powered down and further <br> SYSREF input pulses are ignored |
| $3-2$ | 0 | W | Oh | Must write 0 |
| 1 | PDN CHB | R/W | Oh | This bit powers down channel B. <br> $0=$ Normal operation <br> $1=$ Channel B is powered down |
| 0 | GLOBAL PDN | R/W | Oh | This bit enables the global power-down. <br> $0=$ Normal operation <br> = Global power-down enabled |

### 8.5.3.2 Register 032h (address $=$ 032h), Master Page

Figure 138. Register 032h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | INCR CM <br> IMPEDANCE | 0 | 0 | 0 | 0 |
| W-Oh | W-Oh | R/W-Oh | W-Oh | W-0h | W-0h | W-Oh |

Table 39. Register 032h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | 0 | W | Oh | Must write 0 |
| 5 | INCR CM IMPEDANCE | R/W | Oh | Only use this bit when analog inputs are dc-coupled to the <br> driver. <br> $0=$ VCM buffer directly drives the common point of biasing <br> resistors. <br> $1=$ VCM buffer drives the common point of biasing resistors with <br> $>5 \mathrm{k} \Omega$ |
| $4-0$ | 0 | W | Oh | Must write 0 |

### 8.5.3.3 Register 039h (address = 039h), Master Page

Figure 139. Register 039h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | ALWAYS <br> WRITE 1 | 0 | ALWAYS <br> WRITE 1 | 0 | 0 | PDN CHB EN | SYNC TERM DIS |
| W-0h | W-Oh | W-0h | W-Oh | W-0h | R/W-0h | R/W-Oh | R/W-0h |

Table 40. Register 039h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | 0 | W | Oh | Must write 0 |
| 6 | ALWAYS WRITE 1 | W | Oh | Always set this bit to 1 |
| 5 | 0 | W | Oh | Must write 0 |
| 4 | ALWAYS WRITE 1 | W | Oh | Always set this bit to 1 |
| $3-2$ | 0 | W | Oh | Must write 0 |
| 1 | PDN CHB EN | R/W | Oh | This bit enables the power-down control of channel B through <br> the SPI in register 20h. <br> $0=$ PDN control disabled <br> $1=$ PDN control enabled |
| 0 | SYNC TERM DIS | R/W | Oh | This bit disables the on-chip, 100- $\Omega$ termination resistors on the <br> SYNCB input. <br> $0=$ On-chip, $100-\Omega$ termination enabled <br> $1=$ On-chip, $100-\Omega$ termination disabled |

### 8.5.3.4 Register 03Ch (address = 03Ch), Master Page

Figure 140. Register 03Ch

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | SYSREF DEL EN | 0 | 0 | 0 | 0 | SYSREF DEL[4:3] |
| W-Oh | R/W-Oh | W-Oh | W-0h | W-Oh | W-0h | R/W-0h |

Table 41. Register 03Ch Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | 0 | W | Oh | Must write 0 |
| 6 | SYSREF DEL EN | R/W | Oh | This bit allows an internal delay to be added to the SYSREF <br> input. <br> $0=$ SYSREF delay disabled <br> $1=$ SYSREF delay enabled through register settings [3Ch (bits <br> $1-0), 5 A h ~(b i t s ~ 7-5)] ~$ |
| $5-2$ | 0 | W | Oh | Must write 0 |
| $1-0$ | SYSREF DEL[4:3] | R/W | Oh | When the SYSREF delay feature is enabled (3Ch, bit 6) the <br> delay can be adjusted in 25-ps steps; the first step is 175 ps. <br> The PVT variation of each 25-ps step is $\pm 10$ ps. The 175-ps step <br> is $\pm 50$ ps; see Table 43. |

## ADC32RF82

### 8.5.3.5 Register 05Ah (address = 05Ah), Master Page

Figure 141. Register 05Ah

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SYSREF DEL[2:0] |  | 0 | 0 | 0 | 0 |  |
| W-Oh | R/W-Oh | $W-0 h$ | $W-O h$ | $W-O h$ | $W-0 h$ | $W$ |  |

Table 42. Register 05Ah Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | SYSREF DEL2 | W | Oh | When the SYSREF delay feature is enabled (3Ch, bit 6) the <br> delay can be adjusted in 25-ps steps; the first step is 175 ps. <br> The PVT variation of each 25-ps step is $\pm 10$ ps. The 175-ps step <br> is $\pm 50$ ps; see Table 43. |
| 6 | SYSREF DEL1 | R/W |  | Must write 0 |
| 5 | SYSREF DEL0 |  | W |  |
| $4-0$ | 0 | W | Oh | Mun |

Table 43. SYSREF DEL[2:0] Bit Settings

| STEP | SETTING | STEP (NOM) | TOTAL DELAY (NOM) |
| :---: | :---: | :---: | :---: |
| 1 | 01000 | 175 ps | 175 ps |
| 2 | 00111 | 25 ps | 200 ps |
| 3 | 00110 | 25 ps | 225 ps |
| 4 | 00101 | 25 ps | 250 ps |
| 5 | 00100 | 25 ps | 275 ps |
| 6 | 00011 | 25 ps | 300 ps |

### 8.5.3.6 Register 03Dh (address = 3Dh), Master Page

Figure 142. Register 03Dh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | JESD OUTPUT SWING |  |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |  |

Table 44. Register 03Dh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-3 | 0 | W | Oh | Must write 0 |
| 2-0 | JESD OUTPUT SWING | R/W | Oh | These bits select the output amplitude, $\mathrm{V}_{\mathrm{OD}}\left(\mathrm{mV} \mathrm{V}_{\mathrm{PP}}\right)$, of the JESD transmitter for all lanes. |

### 8.5.3.7 Register 057h (address = 057h), Master Page

Figure 143. Register 057h

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | SEL SYSREF REG | ASSERT SYSREF REG | 0 | 0 | 0 |
| W-Oh | W-Oh | W-Oh | R/W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh |

Table 45. Register 057h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| 4 | SEL SYSREF REG | R/W | Oh | SYSREF can be asserted using this bit. Ensure that the SEL <br> SYSREF REG register bit is set high before using this bit; see <br> Using SYSREF . <br> $0=$ SYSREF is logic low <br> = SYSREF is logic high |
| 3 | ASSERT SYSREF REG | R/W | Oh | Set this bit to use the SPI register to assert SYSREF. <br> $0=$ SYSREF is asserted by device pins <br> $1=$ SYSREF can be asserted by the ASSERT SYSREF REG <br> register bit <br> Other bits $=0$ |
| $2-0$ | 0 | W | Oh | Must write 0 |

8.5.3.8 Register 058h (address = 058h), Master Page

Figure 144. Register 058h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | SYNCB POL | 0 | 0 | 0 | 0 |
| W-Oh | W-Oh | R/W-Oh | $W-0 h$ | $W-0 h$ | $W-0 h ~$ | W-0h |

Table 46. Register 058h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | 0 | W | Oh | Must write 0 |
| 5 | SYNCB POL | R/W | Oh | This bit inverts the SYNCB polarity. <br> $0=$ Polarity is not inverted; this setting matches the timing <br> diagrams in this document and is the proper setting to use <br> $1=$ Polarity is inverted |
| $4-0$ | 0 | W | Oh | Must write 0 |

### 8.5.4 ADC Page (FFh, $\mathbf{M}=0$ )

### 8.5.4.1 Register 03Fh (address = 03Fh), ADC Page

Figure 145. Register 03Fh

| 7 | 6 | 5 | 4 | 3 |  | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | SLOW SP EN1 | 0 | 0 |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh |

Table 47. Register 03Fh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-3$ | 0 | W | Oh | Must write 0 |
| 2 | SLOW SP EN1 | R/W | Oh | This bit must be enabled for clock rates below 2.5 GSPS. <br> $0=$ ADC sampling rates are faster than 2.5 GSPS <br> $1=$ ADC sampling rates are slower than 2.5 GSPS |
| $1-0$ | 0 | W | Oh | Must write 0 |

### 8.5.4.2 Register 042h (address = 042h), ADC Page

Figure 146. Register 042h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | SLOW SP EN2 | 0 | 0 | 1 |
| W-Oh | W-Oh | W-Oh | R/W-Oh | W-0h | W-0h | W-1h |

Table 48. Register 042h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| 4 | SLOW SP EN2 | R/W | Oh | This bit must be enabled for clock rates below 2.5 GSPS. <br> $0=$ ADC sampling rates are faster than 2.5 GSPS <br> $1=$ ADC sampling rates are slower than 2.5 GSPS |
| $3-2$ | 0 | W | Oh | Must write 0 |
| $1-0$ | 1 | W | 1h | Must write 1 |

### 8.5.5 Digital Function Page ( $610000 \mathrm{~h}, \mathrm{M}=\mathbf{1}$ for Channel A and $\mathbf{6 1 0 1 0 0 h}, \mathrm{M}=\mathbf{1}$ for Channel B)

### 8.5.5.1 Register A6h (address = OA6h), Digital Function Page

Figure 147. Register 0A6h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  | DIG GAIN |  |
| W-Oh | W-Oh | W-Oh | W-Oh |  |  |  |

Table 49. Register 0A6h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0 |
| $3-0$ | DIG GAIN | R/W | Oh | These bits set the digital gain of the ADC output data prior to <br> decimation up to 11 dB; see Table 50. |

Table 50. DIG GAIN Bit Settings

| SETTING | DIGITAL GAIN |
| :---: | :---: |
| 0000 | 0 dB |
| 0001 | 1 dB |
| 0010 | 2 dB |
| $\ldots$ | $\ldots$ |
| 1010 | 10 dB |
| 1011 | 11 dB |

### 8.5.6 Offset Corr Page Channel A (610000h, M = 1)

### 8.5.6.1 Register 034h (address = 034h), Offset Corr Page Channel A

Figure 148. Register 034h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | SEL EXT EST |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |

Table 51. Register 034h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | SEL EXT EST | R/W | Oh | This bit selects the external estimate for the offset correction <br> block; see the Using DC Coupling in the ADC32RF82 section. |

### 8.5.6.2 Register 068h (address = 068h), Offset Corr Page Channel A

Figure 149. Register 068h

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FREEZE OFFSET <br> CORR | ALWAYS WRITE 1 | 0 | 0 | 0 | DIS <br> OFFSET <br> CORR | ALWAYS WRITE 1 | 0 |
| R/W-Oh | R/W-0h | W-Oh | W-Oh | W-0h | R/W-Oh | R/W-Oh | R/W-Oh |

Table 52. Register 068h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | FREEZE OFFSET CORR | R/W | Oh | Use this bit and bits 5 and 1 to freeze the offset estimation process of the offset corrector; see the Using DC Coupling in the ADC32RF82 section. <br> 011 = Apply this setting after powering up the device 111 = Offset corrector is frozen, does not estimate offset anymore, and applies the last computed value. Others = Do not use |
| 6 | ALWAYS WRITE 1 | R/W | Oh | Always write this bit as 1 for the offset correction block to work properly. |
| 5-3 | 0 | W | Oh | Must write 0 |
| 2 | DIS OFFSET CORR | R/W | Oh | $\begin{aligned} & 0=\text { Offset correction block works and removes } \mathrm{f}_{\mathrm{S}} / 8, \mathrm{f}_{\mathrm{S}} / 4 \text {, } \\ & 3 \mathrm{f}_{\mathrm{S}} / 8 \text {, and } \mathrm{f}_{\mathrm{S}} / 2 \text { spurs } \\ & 1=\text { Offset correction block is disabled } \end{aligned}$ |
| 1 | ALWAYS WRITE 1 | R/W | Oh | Always write this bit as 1 for the offset correction block to work properly. |
| 0 | 0 | W | Oh | Must write 0 |

### 8.5.7 Offset Corr Page Channel B ( $610000 \mathrm{~h}, \mathrm{M}=1$ )

### 8.5.7.1 Register 068h (address = 068h), Offset Corr Page Channel B

Figure 150. Register 068h

| 7 | 6 | 5 | 4 | 32 |  | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FREEZE OFFSET CORR | ALWAYS WRITE 1 | 0 | 0 | 0 | $\begin{gathered} \text { DIS } \\ \text { OFFSET } \end{gathered}$ CORR | ALWAYS WRITE 1 | 0 |
| R/W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh | R/W-Oh | R/W-Oh |

Table 53. Register 068h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7,5,1$ | FREEZE OFFSET CORR | R/W | Oh | Use this bit and bits 5 and 1 to freeze the offset estimation <br> process of the offset corrector; see the Using DC Coupling in <br> the ADC32RF82 section. <br> 011 = Apply this setting after powering up the device <br> $111=$ Offset corrector is frozen, does not estimate offset <br> anymore, and applies the last computed value. <br> Others = Do not use |
| 6 | ALWAYS WRITE 1 | R/W | Oh | Always write this bit as 1 for the offset correction block to work <br> properly. |
| $5-3$ | 0 | W | Oh | Must write 0 |
| 2 | DIS OFFSET CORR | R/W | Oh | $0=$ Offset correction block works and removes $\mathrm{f}_{\mathrm{S}} / 8, \mathrm{f}_{\mathrm{S}} / 4$, <br> 3fs / 8, and $\mathrm{f}_{\mathrm{S}} / 2$ spurs <br> $1=$ Offset correction block is disabled |
| 1 | ALWAYS WRITE 1 | R/W | Oh | Always write this bit as 1 for the offset correction block to work <br> properly. |
| 0 | 0 | W | 0h | Must write 0 |

8.5.8 Digital Gain Page (610005h, M=1 for Channel $A$ and $610105 \mathrm{~h}, \mathrm{M}=\mathbf{1}$ for Channel B)
8.5.8.1 Register OA6h (address $=046 h$ ), Digital Gain Page

Figure 151. Register 0A6h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  | DIGITAL GAIN |  |
| W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |  |  |

Table 54. Register 0A6h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0 |
| $3-0$ | DIGITAL GAIN | R/W | Oh | These bits apply a digital gain to the ADC data (before the DDC) <br> up to 11 dB. <br> $0000=$ Default <br> $0001=1 \mathrm{~dB}$ <br> $1011=11 \mathrm{~dB}$ <br> Others = Do not use |

### 8.5.9 Main Digital Page Channel A (680000h, M=1)

### 8.5.9.1 Register 000h (address = 000h), Main Digital Page Channel A

Figure 152. Register 000h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | DIG CORE RESET GBL |
| $W-0 h$ | $W-O h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $R / W-0 h$ |

Table 55. Register 000h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | DIG CORE RESET GBL | R/W | Oh | Pulse this bit $(0 \rightarrow 1 \rightarrow 0)$ to reset the digital core (applies to both <br> channel A and B). <br> All Nyquist zone settings take effect when this bit is pulsed. |

### 8.5.9.2 Register OA2h (address = OA2h), Main Digital Page Channel A

Figure 153. Register 0A2h

| 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | NQ ZONE EN | 0 |
| W-Oh | W-Oh | W-Oh | W-Oh | R/W-0h | NYQUIST ZONE |

Table 56. Register 0A2h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-4 | 0 | W | Oh | Must write 0 |
| 3 | NQ ZONE EN | R/W | Oh | This bit allows for specification of the operating Nyquist zone. $0=$ Nyquist zone specification disabled <br> 1 = Nyquist zone specification enabled |
| 2-0 | NYQUIST ZONE | R/W | Oh | These bits specify the operating Nyquist zone for the analog correction loop. <br> Set the NQ ZONE EN bit before programming these bits. <br> For example, at s 2.4-GSPS chip clock, the first Nyquist zone is from dc to 1.2 GHz , the second Nyquist zone is from 1.2 GHz to 2.4 GHz , and so on. <br> $000=$ First Nyquist zone ( $\mathrm{dc}-\mathrm{f}_{\mathrm{S}} / 2$ ) <br> $001=$ Second Nyquist zone ( $\mathrm{f}_{\mathrm{S}} / 2-\mathrm{f}_{\mathrm{S}}$ ) <br> $010=$ Third Nyquist zone <br> 011 = Fourth Nyquist zone |

### 8.5.10 Register 0A5h (address = 0A5h) Main Digital Page Channel A

Figure 154. Register 0A5h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 57. Register 0A5h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | Sampling Frequency for ChA and <br> ChB | R/W | Oh | These bits specify the ADC sampling frequency (common <br> settings for both channel A and channel B). <br> Value $=f_{S} / 24$; for example, if $f_{S}=3000$ MSPS, then the value $=$ <br> round $(3000 / 24)=125$. |

### 8.5.11 Register 0A9h (address = 0A9h) Main Digital Page Channel A

Figure 155. Register 0A9h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Sampling <br> Frequency Enable | 0 | 1 | 1 |
| W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh |

Table 58. Register 0A9h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0 |
| 3 | Sampling Frequency Enable | R/W | Oh | This bit allows for specification of the operating sampling <br> frequency. <br> $0=$ Sampling frequency specification disabled <br> = Sampling frequency specification enabled |
| 2 | 0 | W | Oh | Must write 0 |
| $1-0$ | 1 | W | Oh | Must write 0 |

### 8.5.12 Register 0BOh (address = OBOh) Main Digital Page Channel A

Figure 156. Register OBOh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 59. Register OBOh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | Band1 Lower-Edge Frequency LSB <br> Setting | R/W | Oh | These bits specify the lower edge of the Band1 frequency (LSB <br> 8-bit settings). <br> $1 \mathrm{LSB}=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ <br> Enter the absolute frequency values here, not the aliased <br> frequency values. |

### 8.5.13 Register 0B1h (address = 0B1h) Main Digital Page Channel A

Figure 157. Register 0B1h

| 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 |  | Band1 Lower-Edge Frequency MSB Setting |  |
| $W-0 h$ | $W-0 h$ | $W-0 h$ | R/W-Oh |  |  |

Table 60. Register 0B1h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| $4-0$ | Band1 Lower-Edge Frequency MSB <br> Setting | R/W | Oh | These bits specify the lower edge of the Band1 frequency (MSB <br> 5 -bit settings). <br> $1 \mathrm{LSB}=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ |

### 8.5.14 Register 0B2h (address = OB2h) Main Digital Page Channel A

Figure 158. Register 0B2h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 61. Register 0B2h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | Band1 Upper-Edge Frequency LSB <br> Setting | R/W | Oh | These bits specify the upper edge of Band1 Frequency (LSB 8- <br> bit settings). <br> $1 \mathrm{LSB}=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ <br> Enter the absolute frequency values here, not the aliased <br> frequency values. |

### 8.5.15 Register 0B3h (address = 0B3h) Main Digital Page Channel A

Figure 159. Register 0B3h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Band1 <br> Frequency Range Enable |  | Band1 Upper-Edge Frequency MSB Setting |  |  |  |
| W-Oh | W-Oh | R/W-Oh |  | R/W-Oh |  |  |  |

Table 62. Register 0B3h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | 0 | W | Oh | Must write 0 |
| 5 | Band1 Frequency Range Enable | R/W | Oh | This bit enables the Band1 frequency range settings. <br> The lower and upper frequency edge specifications for Band1 <br> are used only if this bit is set to 1. |
| $4-0$ | Band1 Upper-Edge Frequency MSB <br> Setting | R/W | Oh | These bits specify the upper edge of the Band1 frequency (MSB <br> $5-$ bit settings). <br> 1 LSB $=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ |

### 8.5.16 Register 0B4h (address = 0B4h) Main Digital Page Channel A

Figure 160. Register 0B4h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 63. Register 0B4h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | Band2 Lower-Edge Frequency LSB <br> Setting | R/W | Oh | These bits specify the lower edge of the Band2 frequency (LSB <br> 8-bit settings). <br> $1 \mathrm{LSB}=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ <br> Enter the absolute frequency values here, not the aliased <br> frequency values. |

### 8.5.17 Register 0B5h (address = 0B5h) Main Digital Page Channel A

Figure 161. Register 0B5h

| 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 |  | Band2 Lower-Edge Frequency MSB Setting |  |
| $W-0 h$ | $W-0 h$ | $W-0 h$ | R/W-Oh |  |  |

Table 64. Register 0B5h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| $4-0$ | Band2 Lower-Edge Frequency MSB <br> Setting | R/W | Oh | These bits specify the lower edge of the Band2 frequency (MSB <br> $5-$ bit settings). <br> $1 \mathrm{LSB}=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ |

## ADC32RF82

### 8.5.18 Register 0B6h (address = 0B6h) Main Digital Page Channel A

Figure 162. Register 0B6h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 65. Register 0B6h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | Band2 Upper-Edge Frequency LSB <br> Setting | R/W | Oh | These bits specify the upper edge of the Band2 frequency (LSB <br> 8-bit settings). <br> $1 \mathrm{LSB}=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ <br> Enter the absolute frequency values here, not the aliased <br> frequency values. |

### 8.5.19 Register 0B7h (address = 0B7h) Main Digital Page Channel A

Figure 163. Register 0B7h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Band2 <br> Frequency Range Enable |  | Band2 Upper-Edge Frequency MSB Setting |  |  |  |
| W-Oh | W-Oh | R/W-Oh |  | R/W-Oh |  |  |  |

Table 66. Register 0B7h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | 0 | W | Oh | Must write 0 |
| 5 | Band2 Frequency Range Enable | R/W | Oh | This bit enables the Band2 frequency range settings. <br> The lower and upper frequency edge specifications for Band2 <br> are used only if this bit is set to 1. |
| $4-0$ | Band2 Upper-Edge Frequency MSB <br> Setting | R/W | Oh | These bits specify the upper edge of the Band2 frequency (MSB <br> $5-b i t ~ s e t t i n g s) . ~$ <br> 11 LSB $=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ |

### 8.5.20 Register 0B8h (address = OB8h) Main Digital Page Channel A

Figure 164. Register 0B8h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 67. Register 0B8h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | Band3 Lower-Edge Frequency LSB <br> Setting | R/W | Oh | These bits specify the lower edge of the Band3 frequency (LSB <br> 8-bit settings). <br> $1 \mathrm{LSB}=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ <br> Enter the absolute frequency values here, not the aliased <br> frequency values. |

### 8.5.21 Register 0B9h (address = 0B9h) Main Digital Page Channel A

Figure 165. Register 0B9h

| 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 |  | Band3 Lower-Edge Frequency MSB Setting |  |
| $W-0 h$ | $W-0 h$ | $W-0 h$ | R/W-Oh |  |  |

Table 68. Register 0B9h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| $4-0$ | Band3 Lower-Edge Frequency MSB <br> Setting | R/W | Oh | These bits specify the lower edge of the Band3 frequency (MSB <br> 5 -bit settings). <br> $1 \mathrm{LSB}=1 \mathrm{MHz}$. <br> Range $=8191 \mathrm{MHz}$ |

### 8.5.22 Register OBAh (address = OBAh) Main Digital Page Channel A

Figure 166. Register OBAh

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Band3 Upper-Edge Frequency LSB Setting |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |

Table 69. Register 0BAh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | Band3 Upper-Edge Frequency LSB <br> Setting | R/W | Oh | These bits specify the upper edge of the Band2 frequency (LSB <br> 8-bit settings). <br> $1 \mathrm{LSB}=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ <br> Enter the absolute frequency values here, not the aliased <br> frequency values. |

### 8.5.23 Register OBBh (address = OBBh) Main Digital Page Channel A

Figure 167. Register OBBh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Band3 <br> Frequency <br> Range Enable |  | Band3 Upper-Edge Frequency MSB Setting |  |  |
| W-Oh | W-Oh |  |  |  |  |  |

Table 70. Register 0BBh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | 0 | W | Oh | Must write 0 |
| 5 | Band3 Frequency Range Enable | R/W | Oh | This bit enables the Band3 frequency range settings. <br> The lower and upper frequency edge specifications for Band3 <br> are used only if this bit is set to 1. |
| $4-0$ | Band3 Upper-Edge Frequency MSB <br> Setting | R/W | Oh | These bits specify the upper edge of the Band3 frequency (MSB <br> $5-$ bit settings). <br> 1 LSB $=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ |

### 8.5.24 Main Digital Page Channel B ( $680001 \mathrm{~h}, \mathrm{M}=1$ )

### 8.5.24.1 Register 000h (address $=000 h$ ), Main Digital Page Channel B

Figure 168. Register 000h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | DIG CORE RESET GBL |
| $W$-Oh | W-Oh | $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | W-0h | R/W-Oh |

Table 71. Register 000h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | DIG CORE RESET GBL | R/W | Oh | Pulse this bit $(0 \rightarrow 1 \rightarrow 0)$ to reset the digital core (applies to both <br> channel $A$ and $B)$. <br> All Nyquist zone settings take effect when this bit is pulsed. |

### 8.5.24.2 Register OA2h (address = OA2h), Main Digital Page Channel B

Figure 169. Register 0A2h

| 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | NQ ZONE EN | 1 |
| W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh | NYQUIST ZONE |

Table 72. Register 0A2h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-4 | 0 | W | Oh | Must write 0 |
| 3 | NQ ZONE EN | R/W | Oh | This bit allows for specification of the operating Nyquist zone. $0=$ Nyquist zone specification disabled <br> 1 = Nyquist zone specification enabled |
| 2-0 | NYQUIST ZONE | R/W | Oh | These bits specify the operating Nyquist zone for the analog correction loop. <br> Set the NQ ZONE EN bit before programming these bits. For example, at a 2.4-GSPS chip clock, first Nyquist zone is from dc to 1.2 GHz , the second Nyquist zone is from 1.2 GHz to 2.4 GHz, and so on. <br> $000=$ First Nyquist zone ( $\mathrm{dc}-\mathrm{f}_{\mathrm{S}} / 2$ ) <br> $001=$ Second Nyquist zone ( $\mathrm{f}_{\mathrm{S}} / 2-\mathrm{f}_{\mathrm{S}}$ ) <br> 010 = Third Nyquist zone <br> 011 = Fourth Nyquist zone |

### 8.5.24.3 Register OBOh (address $=0 B O h$ ) Main Digital Page Channel B

Figure 170. Register 0B0h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 73. Register 0B0h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | Band1 Lower-Edge Frequency LSB <br> Setting | R/W | Oh | These bits specify the lower edge of the Band1 frequency (LSB <br> $8-b i t ~ s e t t i n g s) . ~$ <br> 11 LSB $=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ <br> Enter the absolute frequency values here, not the aliased <br> frequency values. |

### 8.5.24.4 Register 0B1h (address = OB1h) Main Digital Page Channel B

Figure 171. Register 0B1h

| 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Band1 Lower-Edge Frequency MSB Setting |  |  |
| W-Oh | W-Oh | W-Oh | R/W-Oh |  |  |

Table 74. Register 0B1h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| $4-0$ | Band1 Lower-Edge Frequency MSB <br> Setting | R/W | Oh | These bits specify the lower edge of the Band1 frequency (MSB <br> 5 -bit settings). <br> $1 \mathrm{LSB}=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ |

### 8.5.24.5 Register OB2h (address = OB2h) Main Digital Page Channel B

Figure 172. Register 0B2h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Band1 Upper-Edge Frequency LSB Setting |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Table 75. Register 0B2h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | Band1 Upper-Edge Frequency LSB <br> Setting | R/W | Oh | These bits specify the upper edge of the Band1 frequency (LSB <br> 8 -bit settings). <br> $1 \mathrm{LSB}=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ <br> Enter the absolute frequency values here, not the aliased <br> frequency values. |

### 8.5.24.6 Register OB3h (address = OB3h) Main Digital Page Channel B

Figure 173. Register 0B3h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Band1 <br> Frequency <br> Range Enable |  | Band1 Upper-Edge Frequency MSB Setting |  |  |
| W-Oh | W-Oh | R/W-Oh | R/W-Oh |  |  |  |

Table 76. Register 0B3h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | 0 | W | Oh | Must write 0 |
| 5 | Band1 Frequency Range Enable | R/W | Oh | This bit enables the Band1 frequency range settings. <br> The lower and upper frequency edge specifications for Band1 <br> are used only if this bit is set to 1. |
| $4-0$ | Band1 Upper-Edge Frequency MSB <br> Setting | R/W | Oh | These bits specify the upper edge of the Band1 frequency (MSB <br> $5-$ bit settings). <br> 1 LSB $=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ |

### 8.5.24.7 Register 0B4h (address = OB4h) Main Digital Page Channel B

Figure 174. Register 0B4h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 77. Register 0B4h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | Band2 Lower-Edge Frequency LSB <br> Setting | R/W | Oh | These bits specify the lower edge of the Band2 Frequency (LSB <br> 8-bit settings). <br> $1 \mathrm{LSB}=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ <br> Enter the absolute frequency values here, not the aliased <br> frequency values. |

## ADC32RF82

### 8.5.24.8 Register 0B5h (address = 0B5h) Main Digital Page Channel B

Figure 175. Register 0B5h

| 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Band2 Lower-Edge Frequency MSB Setting |  |  |
| W-Oh | W-Oh | W-Oh | R/W-Oh |  |  |

Table 78. Register 0B5h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| $4-0$ | Band2 Lower-Edge Frequency MSB <br> Setting | R/W | Oh | These bits specify the lower edge of the Band2 frequency (MSB <br> $5-$ bit settings). <br> $1 \mathrm{LSB}=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ |

### 8.5.24.9 Register 0B6h (address $=0 B 6$ ) Main Digital Page Channel B

Figure 176. Register 0B6h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 79. Register 0B6h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | Band2 Upper-Edge Frequency LSB <br> Setting | R/W | Oh | These bits specify the upper edge of the Band2 frequency (LSB <br> 8 -bit settings). <br> $1 \mathrm{LSB}=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ <br> Enter the absolute frequency values here, not the aliased <br> frequency values. |

### 8.5.24.10 Register 0B7h (address = OB7h) Main Digital Page Channel B

Figure 177. Register 0B7h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Band2 <br> Frequency <br> Range Enable |  | Band2 Upper-Edge Frequency MSB Setting |  |  |
| R-Oh |  |  |  |  |  |  |

Table 80. Register 0B7h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | 0 | W | Oh | Must write 0 |
| 5 | Band2 Frequency Range Enable | R/W | Oh | This bit enables the Band2 frequency range settings. <br> The lower and upper frequency edge specifications for Band2 <br> are used only if this bit is set to 1. |
| $4-0$ | Band2 Upper-Edge Frequency MSB <br> Setting | R/W | Oh | These bits specify the upper edge of the Band2 frequency (MSB <br> $5-$ bit settings). <br> 1 LSB $=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ |

### 8.5.24.11 Register 0B8h (address = 0B8h) Main Digital Page Channel B

Figure 178. Register 0B8h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 81. Register 0B8h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | Band3 Lower-Edge Frequency LSB <br> Setting | R/W | Oh | These bits specify the lower edge of the Band3 frequency (LSB <br> 8-bit settings). <br> $1 \mathrm{LSB}=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ <br> Enter the absolute frequency values here, not the aliased <br> frequency values. |

### 8.5.24.12 Register 0B9h (address = OB9h) Main Digital Page Channel B

Figure 179. Register 0B9h

| 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Band3 Lower-Edge Frequency MSB Setting |  |  |
| W-Oh | W-Oh | W-Oh | R/W-Oh |  |  |

Table 82. Register 0B9h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| $4-0$ | Band3 Lower-Edge Frequency MSB <br> Setting | R/W | Oh | These bits specify the lower edge of the Band3 frequency (MSB <br> 5 -bit settings). <br> $1 \mathrm{LSB}=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ |

8.5.24.13 Register OBAh (address $=0 B A h$ ) Main Digital Page Channel B

Figure 180. Register OBAh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Table 83. Register 0BAh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | Band3 Upper-Edge Frequency LSB <br> Setting | R/W | Oh | These bits specify the upper edge of Band3 frequency (LSB 8- <br> bit settings). <br> $1 \mathrm{LSB}=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ <br> Enter the absolute frequency values here, not the aliased <br> frequency values. |

### 8.5.24.14 Register OBBh (address = OBBh) Main Digital Page Channel B

Figure 181. Register OBBh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Band3 <br> Frequency <br> Range Enable |  | Band3 Upper-Edge Frequency MSB Setting |  |  |
| R/W-Oh |  |  |  |  |  | R/W-Oh |

Table 84. Register 0BBh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-6$ | 0 | W | Oh | Must write 0 |
| 5 | Band3 Frequency Range Enable | R/W | Oh | This bit enables the Band3 frequency range settings. <br> The lower and upper frequency edge specifications for Band3 <br> are used only if this bit is set to 1. |
| $4-0$ | Band3 Upper-Edge Frequency MSB <br> Setting | R/W | Oh | These bits specify the upper edge of the Band3 frequency (MSB <br> $5-$ bit settings). <br> 1 LSB $=1 \mathrm{MHz}$ <br> Range $=8191 \mathrm{MHz}$ |

### 8.5.25 JESD Digital Page ( $6900 \mathrm{~h}, \mathrm{M}=1$ )

### 8.5.25.1 Register 001h (address $=001 \mathrm{~h}$ ), JESD Digital Page

Figure 182. Register 001h

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CTRL K | 0 | 0 | TESTMODE EN | 0 | LANE ALIGN | FRAME ALIGN | TX LINK DIS |
| R/W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | R/W-Oh | R/W-Oh | R/W-Oh |

Table 85. Register 001h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | CTRL K | R/W | Oh | This bit is the enable bit for the number of frames per <br> multiframe. <br> $0=$ Default is five frames per multiframe <br> $1=$ Frames per multiframe can be set in register 07h |
| $6-5$ | 0 | R/W | Oh | Must write 0 |
| 4 | TESTMODE EN | O | This bit generates a long transport layer test pattern mode <br> according to section 5.1.6.3 of the JESD204B specification. <br> $0=$ Test mode disabled <br> $1=$ Test mode enabled |  |
| 3 | 0 | W | Oh | Must write 0 |
| 2 | LANE ALIGN | R/W | Oh | This bit inserts a lane alignment character (K28.3) for the <br> receiver to align to the lane boundary per section 5.3.3.5 of the <br> JESD204B specification. |
| $0=$ Normal operation |  |  |  |  |
| $1=$ Inserts lane alignment characters |  |  |  |  |\(\left|\begin{array}{l}This bit inserts a frame alignment character (K28.7) for the <br>

receiver to align to the frame boundary per section 5.3.35 of the <br>
JESD204B specification. <br>
0=Normal operation <br>

1=Inserts frame alignment characters\end{array}\right|\)| This bit disables sending the initial link alignment (ILA) sequence |
| :--- |
| when SYNC is deasserted. |
| $0=$ Normal operation |
| $1=$ ILA disabled |

8.5.25.2 Register 002h (address = 002h ), JESD Digital Page

Figure 183. Register 002h

| 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYNC REG | SYNC REG EN | 0 | 0 | 12BIT MODE | 1 |
| R/W-Oh | R/W-Oh | W-Oh | W-Oh | R/W-Oh | JESD MODE0 |

Table 86. Register 002h Field Descriptions
$\left.\begin{array}{|c|l|l|l|l|}\hline \text { Bit } & \text { Field } & \text { Type } & \text { Reset } & \text { Description } \\ \hline 7 & \text { SYNC REG } & \text { R/W } & \text { Oh } & \begin{array}{l}\text { This bit provides SYNC control through the SPI. } \\ 0=\text { Normal operation } \\ 1=\text { ADC output data are replaced with K28.5 characters }\end{array} \\ \hline 6 & \text { SYNC REG EN } & \text { R/W } & \text { Oh } & \begin{array}{l}\text { This bit is the enable bit for SYNC control through the SPI. } \\ 0=\text { Normal operation } \\ 1=\text { SYNC control through the SPI is enabled (ignores the } \\ \text { SYNCB input pins) }\end{array} \\ \hline 5-4 & 0 & \text { W } & \text { Oh } & \begin{array}{l}\text { Must write 0 }\end{array} \\ \hline 3-2 & \text { 12BIT MODE } & \text { R/W } & \text { Oh } & \begin{array}{l}\text { This bit enables the 12-bit output mode for more efficient data } \\ \text { packing. } \\ 00=\text { Normal operation, 14-bit output } \\ 01,10=\text { Unused } \\ 11=\text { High-efficient data packing enabled }\end{array} \\ \hline 1-0 & \text { JESD MODE0 } & \text { R/W } & \text { Oh } & \begin{array}{l}\text { These bits select the configuration register to configure the } \\ \text { correct LMFS frame assemblies for different decimation settings; } \\ \text { see the JESD frame assembly tables in the JESD204B Frame } \\ \text { Assembly section. }\end{array} \\ 00=0 \\ 01=1 \\ 10=2 \\ 11=3\end{array}\right]$

### 8.5.25.3 Register 003h (address = 003h), JESD Digital Page

Figure 184. Register 003h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LINK LAYER TESTMODE | LINK LAY RPAT | LMFC MASK <br> RESET | JESD MODE1 | JESD MODE2 | RAMP 12BIT |  |  |  |  |  |  |
| R/W-Oh R/W-Oh |  |  |  |  |  |  |  | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh |

Table 87. Register 003h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-5$ | LINK LAYER TESTMODE | R/W | Oh | These bits generate a pattern according to section 5.3.3.8.2 of <br> the JESD204B document. <br> $000=$ Normal ADC data <br> $001=$ D21.5 (high-frequency jitter pattern) <br> $010=$ K28.5 (mixed-frequency jitter pattern) <br> 011 = Repeat initial lane alignment (generates a K28.5 character <br> and repeats lane alignment sequences continuously) <br> $100=12-$ octet RPAT jitter pattern |
| 4 | LINK LAY RPAT |  | R/W | Oh |
| 3 | LMFC MASK RESET | This bit changes the running disparity in a modified RPAT <br> pattern test mode (only when link layer test mode = 100). <br> $0=$ Normal operation <br> = Changes disparity |  |  |
| 2 | JESD MODE1 | R/W | Oh | 0 = Normal operation |
| 1 | JESD MODE2 | R/W | Oh | These bits select the configuration register to configure the <br> correct LMFS frame assemblies for different decimation settings; <br> see the JESD frame assembly tables in the JESD204B Frame <br> Assembly section |
| 0 | RAMP 12BIT | R/W | Oh | These bits select the configuration register to configure the <br> correct LMFS frame assemblies for different decimation settings; <br> see the JESD frame assembly tables in the JESD204B Frame <br> Assembly section |

### 8.5.25.4 Register 004h (address = 004h), JESD Digital Page

Figure 185. Register 004h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | REL ILA SEQ |
| $W-0 h$ | $W-0 h$ | $W-O h$ | $W-O h$ | W-Oh | R/W-Oh |  |

Table 88. Register 004h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |
| $1-0$ | REL ILA SEQ | R/W | Oh | These bits delay the generation of the lane alignment sequence <br> by 0, 1, 2, or 3 multiframes after the code group synchronization. <br> $00=0$ multiframe delays <br> $01=1$ multiframe delay <br> $10=2$ multiframe delays <br> $11=3$ multiframe delays |

### 8.5.25.5 Register 006h (address = 006h), JESD Digital Page

Figure 186. Register 006h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCRAMBLE EN | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W-Oh | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h | W-0h |

Table 89. Register 006h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | SCRAMBLE EN | R/W | Oh | This bit is the scramble enable bit in the JESD204B interface. <br> $0=$ Scrambling disabled <br> $1=$ Scrambling enabled |
| $6-0$ | 0 | W | Oh | Must write 0 |

8.5.25.6 Register 007h (address $=007 h$ ), JESD Digital Page

Figure 187. Register 007h

| 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 |  | FRAMES PER MULTIFRAME (K) |  |
| $W-0 h$ | $W-O h$ | R/W-Oh |  |  |  |

Table 90. Register 007h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| $4-0$ | FRAMES PER MULTIFRAME (K) | R/W | Oh | These bits set the number of multiframes. <br> Actual K is the value in hex +1 (that is, 0 Fh is $\mathrm{K}=16$ ). |

### 8.5.25.7 Register 016h (address $=016 h$ ), JESD Digital Page

Figure 188. Register 016h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $40 \times$ MODE | 0 | 0 | 0 |  |  |
| $W-0 h$ | R/W-Oh | $W-0 h$ | $W-0 h$ | 0 |  |  |

Table 91. Register 016h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | 0 | W | Oh | Must write 0 |
| $6-4$ | $40 x$ MODE | R/W | Oh | This register must be set for 40x mode operation. <br> 000 = Register is set for 20x and 80x mode <br> $111=$ Register must be set for 40x mode |
| $3-0$ | 0 | W | Oh | Must write 0 |

## ADC32RF82

### 8.5.25.8 Register 017h (address = 017h), JESD Digital Page

Figure 189. Register 017h

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Lane0 | Lane1 | Lane2 |  |
| W-0h | R/W-Oh | R/W-0h | R/W-Oh | WOL |  | Lan | WOL |

Table 92. Register 017h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | 0 | W | Oh | Must write 0 |
| $6-4$ | 0 | R/W | Oh | Must write 0 |
| $3-0$ | Lane[3:0] POL | W | Oh | These bits set the polarity of the individual JESD output lanes. <br> $0=$ Polarity as given in the pinout (noninverted) <br> $1=$ Inverts polarity (positive, P, or negative, M) |

### 8.5.25.9 Register 032h-035h (address $=032 h-035 h$ ), JESD Digital Page

Figure 190. Register 032h

| 7 | 6 | 4 | 3 | 2 | 1 |
| :---: | :---: | ---: | ---: | :---: | :---: |
|  | SEL EMP LANE 0 | 0 | 0 |  |  |
|  | R/W-Oh | W-Oh | W-Oh |  |  |

Figure 191. Register 033h

| 7 | 6 | 4 | 3 | 2 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SEL EMP LANE 1 |  | 0 | 0 |  |
| R/W-Oh | W-Oh | W-Oh |  |  |  |

Figure 192. Register 034h

| 7 | 6 | 4 | 3 | 2 | 1 |
| :---: | :---: | ---: | :---: | :---: | :---: |
|  | SEL EMP LANE 2 |  | 0 | 0 |  |
|  | R/W-Oh | W-Oh | W-Oh |  |  |

Figure 193. Register 035h

| 7 | 6 | 5 | 3 | 2 | 1 |
| :---: | :---: | ---: | ---: | :---: | :---: |
|  | SEL EMP LANE 3 |  | 0 | 0 |  |
|  | R/W-Oh | W-Oh | W-Oh |  |  |

Table 93. Register 032h-035h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-2 | SEL EMP LANE | R/W | Oh | These bits select the amount of de-emphasis for the JESD output transmitter. The de-emphasis value in dB is measured as the ratio between the peak value after the signal transition to the settled value of the voltage in one bit period. $\begin{aligned} & 0=0 \mathrm{~dB} \\ & 1=-1 \mathrm{~dB} \\ & 3=-2 \mathrm{~dB} \\ & 7=-4.1 \mathrm{~dB} \\ & 15=-6.2 \mathrm{~dB} \\ & 31=-8.2 \mathrm{~dB} \\ & 63=-11.5 \mathrm{~dB} \end{aligned}$ |
| 1-0 | 0 | W | Oh | Must write 0 |

### 8.5.25.10 Register 036h (address = 036h), JESD Digital Page

Figure 194. Register 036h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | CMOS SYNCB | 0 | 0 | 0 | 0 | 0 | 0 |
| W-Oh | R/W-Oh | W-Oh | W-0h | W-0h | W-Oh | W-0h |  |

## Table 94. Register 036h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | 0 | W | Oh | Must write 0 |
| 6 | CMOS SYNCB | R/W | Oh | This bit enables single-ended control of SYNCB using the <br> GPIO4 pin (pin 63). The differential SYNCB input is ignored. Set <br> the EN CMOS SYNCB bit and keep the CH bit high to make this <br> bit effective. <br> $0=$ Differential SYNCB input <br> $1=$ Single-ended SYNCB input using pin 63 |
| $5-0$ | 0 | W | Oh | Must write 0 |

8.5.25.11 Register 037h (address = 037h), JESD Digital Page

Figure 195. Register 037h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| W-Oh PLL MODE |  |  |  |  |  |  |

Table 95. Register 037h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |

### 8.5.25.12 Register 03Ch (address = 03Ch), JESD Digital Page

Figure 196. Register 03Ch

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | EN CMOS SYNCB |
| $W-O h$ | $W-0 h$ | $W-O h$ | $W-O h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $R / W-O h$ |

Table 96. Register 03Ch Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | EN CMOS SYNCB | R/W | Oh | Set this bit and the CMOS SYNCB bit high to provide a single- <br> ended SYNC input to the device instead of differential. Also, <br> keep the CH bit high. Thus: <br> 1. Select the JESD digital page. <br> 2. Write address 7036h with value 40h. <br> 3. Write address 703Ch with value 01h. |

### 8.5.25.13 Register 03Eh (address = 03Eh), JESD Digital Page

Figure 197. Register 03Eh

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | MASK CLKDIV SYSREF | MASK NCO SYSREF | 0 | 0 | 0 | 0 | 0 |
| W-Oh | R/W-Oh | R/W-Oh | W-Oh | W-Oh | W-0h | W-Oh | W-Oh |

Table 97. Register 03Eh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | 0 | W | Oh | Must write 0 |
| 6 | MASK CLKDIV SYSREF | R/W | Oh | Use this bit to mask the SYSREF going to the input clock <br> divider. <br> $0=$ Input clock divider is reset when SYSREF is asserted (that <br> is, when SYSREF transitions from low to high) <br> $1=$ Input clock divider ignores SYSREF assertions |
| 5 | MASK NCO SYSREF | R/W | Oh | Use this bit to mask the SYSREF going to the NCO in the DDC <br> block and LMFC counter of the JESD interface. <br> = NCO phase and LMFC counter are reset when SYSREF is <br> asserted (that is, when SYSREF transitions from low to high) |
| $4-0$ | 0 | W NCO and LMFC counter ignore SYSREF assertions |  |  |

### 8.5.26 Decimation Filter Page

## Direct Addressing, 16-Bit Address, 5000h for Channel A, 5800h for Channel B

### 8.5.26.1 Register 000h (address $=000 h$ ), Decimation Filter Page

Figure 198. Register 000h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $W-0 h$ | $W-O h$ | $W-O h$ | $W-0 h$ | W-Oh | W-Oh |  |

Table 98. Register 000h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | DDC EN | R/W | Oh | This bit enables the decimation filter. <br> $0=$ Do not use <br> $1=$ Decimation filter enabled |

### 8.5.26.2 Register 001h (address = 001h), Decimation Filter Page

Figure 199. Register 001h

| 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  | 1 |
| $W-0 h$ | $W-0 h$ | $W-0 h$ | DECIM FACTOR |  |  |

Table 99. Register 001h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-4 | 0 | W | Oh | Must write 0 |
| 3-0 | DECIM FACTOR | R/W | Oh | These bits configure the decimation filter setting. <br> $0000=$ Divide-by-4 complex <br> 0001 = Divide-by-6 complex <br> 0010 = Divide-by-8 complex <br> 0011 = Divide-by- 9 complex <br> 0100 = Divide-by-10 complex <br> 0101 = Divide-by-12 complex <br> $0110=$ Not used <br> 0111 = Divide-by-16 complex <br> $1000=$ Divide-by-18 complex <br> $1001=$ Divide-by-20 complex <br> 1010 = Divide-by-24 complex <br> $1011=$ Not used <br> $1100=$ Divide-by-32 complex |

### 8.5.26.3 Register 002h (address = 2h), Decimation Filter Page

Figure 200. Register 002h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | DUAL BAND EN |
| $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $R / W-0 h$ |

Table 100. Register 002h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | DUAL BAND EN | R/W | Oh | This bit enables the dual-band DDC filter for the corresponding <br> channel. <br> $0=$ Single-band DDC <br> $1=$ Dual-band DDC |

### 8.5.26.4 Register 005h (address = 005h), Decimation Filter Page

Figure 201. Register 005h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | REAL OUT EN |
| $W-0 h$ | $W-O h$ | $W-O h$ | $W-O h$ | W-Oh | W-Oh |  |  |

## Table 101. Register 005h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | REAL OUT EN | R/W | Oh | This bit converts the complex output to real output at $2 x$ the <br> output rate. <br> $0=$ Complex output format <br> $1=$ Real output format |

### 8.5.26.5 Register 006h (address $=006 h$ ), Decimation Filter Page

Figure 202. Register 006h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | DDC MUX |
| W-Oh | W-Oh | W-Oh | W-Oh | $W-0 h$ | $W-0 h ~$ | W-Oh |  |

Table 102. Register 006h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | DDC MUX | R/W | Oh | This bit connects the DDC to the alternate channel ADC to <br> enable up to four DDCs with one ADC and completely turn off <br> the other ADC channel. <br> $0=$ Normal operation <br> $1=$ DDC block takes input from the alternate ADC |

### 8.5.26.6 Register 007h (address = 007h), Decimation Filter Page

Figure 203. Register 007h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 103. Register 007h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | DDC0 NCO1 LSB | R/W | Oh | These bits are the LSB of the NCO frequency word for NCO1 of <br> DDC0 (band 1). <br> The LSB represents $\mathrm{f}_{S} /\left(2^{16}\right)$, where $\mathrm{f}_{\mathrm{S}}$ is the ADC sampling <br> frequency. |

### 8.5.26.7 Register 008h (address = 008h), Decimation Filter Page

Figure 204. Register 008h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 104. Register 008h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | DDC0 NCO1 MSB | R/W | Oh | These bits are the MSB of the NCO frequency word for NCO1 of <br> DDC0 (band 1). <br> The LSB represents $f_{S} /\left(2^{16}\right)$, where $f_{S}$ is the ADC sampling <br> frequency. |

### 8.5.26.8 Register 009h (address = 009h), Decimation Filter Page

Figure 205. Register 009h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 105. Register 009h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | DDC0 NCO2 MSB | R/W | Oh | These bits are the LSB of the NCO frequency word for NCO2 of <br> DDC0 (band 1). <br> The LSB represents $\mathrm{f}_{S} /\left(2^{16}\right)$, where $\mathrm{f}_{\mathrm{S}}$ is the ADC sampling <br> frequency. |

8.5.26.9 Register 00Ah (address $=$ 00Ah), Decimation Filter Page

Figure 206. Register 00Ah

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | ---: | :--- | :--- | :--- |

Table 106. Register 00Ah Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | DDC0 NCO2 MSB | R/W | Oh | These bits are the MSB of the NCO frequency word for NCO2 of <br> DDC0 (band 1). <br> The LSB represents $f_{S} /\left(2^{16}\right)$, where $f_{S}$ is the ADC sampling <br> frequency. |

### 8.5.26.10 Register 00Bh (address $=00 B h$ ), Decimation Filter Page

Figure 207. Register 00Bh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDC0 NCO3 LSB |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Table 107. Register 00Bh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | DDC0 NCO3 LSB | R/W | Oh | These bits are the LSB of the NCO frequency word for NCO3 of <br> DDC0 (band 1). <br> The LSB represents $f_{S} /\left(2^{16}\right)$, where $f_{S}$ is the ADC sampling <br> frequency. |

### 8.5.26.11 Register 00Ch (address = 00Ch), Decimation Filter Page

Figure 208. Register 00Ch

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | ---: | :--- | :--- | :--- |

Table 108. Register 00Ch Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | DDCO NCO3 MSB | R/W | Oh | These bits are the MSB of the NCO frequency word for NCO3 of <br> DDC0 (band 1). <br> The LSB represents $\mathrm{f}_{S} /\left(2^{16}\right)$, where $\mathrm{f}_{\mathrm{S}}$ is the ADC sampling <br> frequency. |

8.5.26.12 Register 00Dh (address = 00Dh), Decimation Filter Page

Figure 209. Register 00Dh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 109. Register 00Dh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | DDC1 NCO4 LSB | R/W | Oh | These bits are the LSB of the NCO frequency word for NCO4 of <br> DDC1 (band 2, only when dual-band mode is enabled). <br> The LSB represents $f_{S} /\left(2^{16}\right)$, where $f_{S}$ is the ADC sampling <br> frequency. |

### 8.5.26.13 Register 00Eh (address = 00Eh), Decimation Filter Page

Figure 210. Register 00Eh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 110. Register 00Eh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | DDC1 NCO4 MSB | R/W | Oh | These bits are the MSB of the NCO frequency word for NCO4 of <br> DDC1 <br> (band 2, only when dual-band mode is enabled). <br> The LSB represents $f_{S} /\left(2^{16}\right)$, where $f_{S}$ is the ADC sampling <br> frequency. |

### 8.5.26.14 Register 00Fh (address = 00Fh), Decimation Filter Page

Figure 211. Register 00Fh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | NCO SEL PIN |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |

Table 111. Register 00Fh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | NCO SEL PIN | R/W | Oh | This bit enables NCO selection through the GPIO pins. <br> $0=$ NCO selection through SPI (see address Oh10) <br> $1=$ NCO selection through GPIO pins |

### 8.5.26.15 Register 010h (address = 010h), Decimation Filter Page

Figure 212. Register 010h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |

Table 112. Register 010h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |
| $1-0$ | NCO SEL | R/W | Oh | These bits enable NCO selection through register setting. <br> $00=$ NCO1 selected for DDC 1 <br> $01=$ NCO2 selected for DDC 1 <br> $10=$ NCO3 selected for DDC 1 |

### 8.5.26.16 Register 011h (address = 011h), Decimation Filter Page

Figure 213. Register 011h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | LMFC RESET MODE |
| $W-O h$ | $W-O h$ | $W-O h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $R / W-O h$ |

## Table 113. Register 011h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |$|$| $1-0$ | LMFC RESET MODE | R/W |
| :--- | :--- | :--- |
|  |  | Oh |

### 8.5.26.17 Register 014h (address = 014h), Decimation Filter Page

Figure 214. Register 014h

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | DDCO 6DB GAIN |
| W-Oh | $\mathrm{W}-\mathrm{Oh}$ | $\mathrm{W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{R} / \mathrm{W}-0 \mathrm{~h}$ |

Table 114. Register 014h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | DDC0 6DB GAIN | R/W | Oh | This bit scales the output of DDC0 by 2 (6 dB) to compensate <br> for real-to-complex conversion and image suppression. This <br> scaling does not apply to the high-bandwidth filter path (divide- <br> by-4 and -6); see register 1Fh. <br> $0=$ Normal operation <br> $1=6-d B$ digital gain is added |

## ADC32RF82

### 8.5.26.18 Register 016h (address = 016h), Decimation Filter Page

Figure 215. Register 016h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | DDC1 6DB GAIN |
| $W-0 h$ | $W-0 h$ | $W-O h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $R / W-0 h$ |

Table 115. Register 016h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | DDC1 6DB GAIN | R/W | Oh | This bit scales the output of DDC1 by 2 (6 dB) to compensate <br> for real-to-complex conversion and image suppression. This <br> scaling does not apply to the high-bandwidth filter path (divide- <br> by-4 and -6); see register 1Fh. <br> $0=$ Normal operation <br> $1=6-\mathrm{dB}$ digital gain is added |

### 8.5.26.19 Register 01Eh (address = 01Eh), Decimation Filter Page

Figure 216. Register 01Eh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | DDC DET LAT | 0 | 0 | 0 |  |  |
| $W-0 h$ | R/W-Oh | $W-0 h$ | $W-0 h$ | $W$ |  |  |

Table 116. Register 01Eh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | 0 | W | Oh | Must write 0 |
| $6-4$ | DDC DET LAT | R/W | Oh | These bits ensure deterministic latency depending on the decimation setting <br> used; see Table 117. |
| $3-0$ | 0 | W | Oh | Must write 0 |

Table 117. DDC DET LAT Bit Settings

| SETTING | COMPLEX DECIMATION SETTING |
| :---: | :--- |
| 10 h | Divide-by-24, -32 complex |
| 20 h | Divide-by-16, $-18,-20$ complex |
| 40 h | Divide-by-by $6,-12$ complex |
| 50 h | Divide-by-4, $-8,-9,-10$ complex |

### 8.5.26.20 Register 01Fh (address = 01Fh), Decimation Filter Page

Figure 217. Register 01Fh

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | WBF 6DB GAIN |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |

Table 118. Register 01Fh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | WBF 6DB GAIN | R/W | Oh | This bit scales the output of the wide bandwidth DDC filter by 2 <br> (6 dB) to compensate for real-to-complex conversion and image <br> suppression. This setting only applies to the high-bandwidth filter <br> path (divide-by-4 and -6 ). <br> $0=$ Normal operation <br> $1=6-d B$ digital gain is added |

8.5.26.21 Register 033h-036h (address = 033h-036h), Decimation Filter Page

Figure 218. Register 033h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CUSTOM PATTERN1[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Figure 219. Register 034h

| 7 | 6 | 5 | 4 | 3 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Figure 220. Register 035h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CUSTOM PATTERN2[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Figure 221. Register 036h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 119. Register 033h-036h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | CUSTOM PATTERN | R/W | Oh | These bits set the custom test pattern in address 33h, 34h, 35h, <br> or 36h. |

### 8.5.26.22 Register 037h (address = 037h), Decimation Filter Page

Figure 222. Register 037h


Table 120. Register 037h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-4 | TEST PATTERN DDC1 Q-DATA | W | Oh | These bits select the test patten for the Q stream of the DDC1. $0000=$ Normal operation using ADC output data <br> 0001 = Outputs all 0s <br> $0010=$ Outputs all 1s <br> 0011 = Outputs toggle pattern: output data are an alternating sequence of 10101010101010 and 01010101010101 <br> 0100 = Output digital ramp: output data increment by one LSB every clock cycle from code 0 to 65535 <br> $0110=$ Single pattern: output data are a custom pattern 1 (75h and 76h) <br> 0111 Double pattern: output data alternate between custom pattern 1 and custom pattern 2 <br> 1000 = Deskew pattern: output data are AAAAh <br> 1001 = SYNC pattern: output data are FFFFh |
| 3-0 | TEST PATTERN DDC1 I-DATA | R/W | Oh | These bits select the test patten for the I stream of the DDC1. $0000=$ Normal operation using ADC output data <br> $0001=$ Outputs all 0s <br> $0010=$ Outputs all 1 s <br> 0011 = Outputs toggle pattern: output data are an alternating sequence of 10101010101010 and 01010101010101 <br> 0100 = Output digital ramp: output data increment by one LSB every clock cycle from code 0 to 65535 <br> $0110=$ Single pattern: output data are a custom pattern 1 (75h and 76h) <br> 0111 Double pattern: output data alternate between custom pattern 1 and custom pattern 2 <br> 1000 = Deskew pattern: output data are AAAAh <br> 1001 = SYNC pattern: output data are FFFFh |

### 8.5.26.23 Register 038h (address = 038h), Decimation Filter Page

Figure 223. Register 038h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TEST PATTERN DDC2 Q-DATA |  |  |  | TEST PATTERN DDC2 I -DATA |  |  |  |
| R/W-Oh |  |  |  | R/W-Oh |  |  |  |

Table 121. Register 038h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-4 | TEST PATTERN DDC2 Q-DATA | W | Oh | These bits select the test patten for the Q stream of the DDC2. $0000=$ Normal operation using ADC output data <br> $0001=$ Outputs all 0s <br> $0010=$ Outputs all 1s <br> 0011 = Outputs toggle pattern: output data are an alternating sequence of 10101010101010 and 01010101010101 <br> 0100 = Output digital ramp: output data increment by one LSB every clock cycle from code 0 to 65535 <br> 0110 = Single pattern: output data are a custom pattern 1 (75h and 76h) <br> 0111 Double pattern: output data alternate between custom pattern 1 and custom pattern 2 <br> $1000=$ Deskew pattern: output data are AAAAh <br> 1001 = SYNC pattern: output data are FFFFh |
| 3-0 | TEST PATTERN DDC2 I -DATA | R/W | Oh | These bits select the test patten for the I stream of the DDC2. $0000=$ Normal operation using ADC output data <br> $0001=$ Outputs all 0s <br> $0010=$ Outputs all 1s <br> 0011 = Outputs toggle pattern: output data are an alternating sequence of 10101010101010 and 01010101010101 <br> 0100 = Output digital ramp: output data increment by one LSB every clock cycle from code 0 to 65535 <br> 0110 = Single pattern: output data are a custom pattern 1 (75h and 76h) <br> 0111 Double pattern: output data alternate between custom pattern 1 and custom pattern 2 <br> 1000 = Deskew pattern: output data are AAAAh <br> 1001 = SYNC pattern: output data are FFFFh |

### 8.5.26.24 Register 039h (address $=$ 039h), Decimation Filter Page

Figure 224. Register 039h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | USE COMMON TEST PATTERN |
| W-Oh | W-Oh | W-0h | W-0h | W-Oh | W-Oh | W-0h | R/W-Oh |

Table 122. Register 039h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | USE COMMON TEST PATTERN | R/W | Oh | $0=$ Each data stream sends test patterns programmed by <br> bits[3:0] of register 37h. <br> $1=$ Test patterns are individually programmed for the I and Q <br> stream of each DDC using the TEST PATTERN DDCx $y$-DATA <br> register bits (where $x=1$ or 2 and $y=1$ or Q). |

### 8.5.26.25 Register 03Ah (address = 03Ah), Decimation Filter Page

Figure 225. Register 03Ah

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | TEST PAT RES | TP RES EN |
| $W-0 h$ | $W-O h$ | $W-O h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | $R / W-O h$ | $R / W-O h$ |

Table 123. Register 03Ah Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-2$ | 0 | W | Oh | Must write 0 |
| 1 | TEST PAT RES | R/W | Oh | Pulsing this bit resets the test pattern. The test pattern reset <br> must be enabled first (bit D0). <br> $0=$ Normal operation <br> $1=$ Reset the test pattern |
| 0 | TP RES EN | R/W | Oh | This bit enables the test pattern reset. <br> $0=$ Reset disabled <br> $1=$ Reset enabled |

### 8.5.27 Power Detector Page

### 8.5.27.1 Register 000h (address = 000h), Power Detector Page

Figure 226. Register 000h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | PKDET EN |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |

Table 124. Register 000h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | PKDET EN | R/W | Oh | This bit enables the peak power and crossing detector. <br> $0=$ Power detector disabled <br> $=$ Power detector enabled |

### 8.5.27.2 Register 001h-002h (address $=001 h-002 h$ ), Power Detector Page

Figure 227. Register 001h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BLKPKDET [7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Figure 228. Register 002h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 125. Register 001h-002h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | BLKPKDET | R/W | Oh | This register specifies the block length in terms of number of <br> samples (S') used for peak power computation. Each sample S <br> is a peak of 8 actual ADC samples. This parameter is a 17-bit <br> value directly in linear scale. In decimation mode, the block <br> length must be a multiple of a divide-by-4 or -6 complex: length <br> $=5 \times$ decimation factor. <br> The divide-by-8 to -32 complex: length $=10 \times$ decimation factor. |

### 8.5.27.3 Register 003h (address = 003h), Power Detector Page

Figure 229. Register 003h

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | BLKPKDET[16] |
| W-Oh | W-Oh | W-Oh | W-Oh | $\mathrm{W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | $\mathrm{~W}-0 \mathrm{~h}$ | R/W-0h |

Table 126. Register 003h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | BLKPKDET[16] | R/W | Oh | This register specifies the block length in terms of number of <br> samples (S') used for peak power computation. Each sample S $^{\prime}$ <br> is a peak of 8 actual ADC samples. This parameter is a 17-bit <br> value directly in linear scale. In decimation mode, the block <br> length must be a multiple of a divide-by-4 or -6 complex: length <br> $=5 \times$ decimation factor. <br> The divide-by-8 to -32 complex: length $=10 \times$ decimation factor. |

### 8.5.27.4 Register 007h-00Ah (address $=007 h-00 A h$ ), Power Detector Page

Figure 230. Register 007h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BLKTHHH |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Figure 231. Register 008h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BLKTHHL |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Figure 232. Register 009h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BLKTHLH |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Figure 233. Register 00Ah

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BLKTHLL |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Table 127. Register 007h-00Ah Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | BLKTHHH <br>  <br> BLKTHHL <br> BLKTHLH <br> BLKTHLL | R/W | Oh | These registers set the four different thresholds for the <br> hysteresis function threshold values from 0 to 256 (2TH), where <br> 256 is equivalent to the peak amplitude. <br> Example: BLKTHHH is set to -2 dBFS from peak: $10(-2 / 20) \times 256$ <br> $=203$, then set 5407h, 5C07h $=$ CBh. |

### 8.5.27.5 Register 00Bh-00Ch (address = 00Bh-00Ch), Power Detector Page

Figure 234. Register 00Bh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DWELL[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Figure 235. Register 00Ch

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DWELL[15:8] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Table 128. Register 00Bh-00Ch Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-0 | DWELL | R/W | Oh | DWELL time counter. <br> When the computed block peak crosses the upper thresholds BLKTHHH or BLKTHLH, the peak detector output flags are set. In order to be reset, the computed block peak must remain continuously lower than the lower threshold (BLKTHHL or BLKTHLL) for the period specified by the DWELL value. This threshold is 16 bits, is specified in terms of $f_{S} / 8$ clock cycles, and must be set to 0 for the crossing detector. Example: if $f_{S}=3$ GSPS, $\mathrm{f}_{\mathrm{S}} / 8=375 \mathrm{MHz}$, and DWELL $=0100 \mathrm{~h}$ then the DWELL time $=2^{9} / 375 \mathrm{MHz}=1.36 \mu \mathrm{~s}$. |

### 8.5.27.6 Register 00Dh (address = 00Dh), Power Detector Page

Figure 236. Register 00Dh

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | FILTOLPSEL |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |

Table 129. Register 00Dh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | FILTOLPSEL | R/W | Oh | This bit selects either the block detector output or 2-bit output as <br> the input to the IIR filter. <br> $0=$ Use the output of the high comparators (HH and HL) as the <br> input of the IIR filter <br> $1=$ Combine the output of the high (HH and HL) and low (LH <br> and LL) comparators to generate a 3-level input to the IIR filter <br> $(-1,0,1)$ |

## ADC32RF82

SBAS869 -SEPTEMBER 2017
www.ti.com

### 8.5.27.7 Register 00Eh (address = 00Eh), Power Detector Page

Figure 237. Register 00Eh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  | TIMECONST |  |
| W-Oh | W-Oh | W-Oh | W-Oh | R/W-Oh |  |  |

## Table 130. Register 00Eh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0 |
| $3-0$ | TIMECONST | R/W | Oh | These bits set the crossing detector time period for $N=0$ to 15 <br> as $2^{N} \times f_{S} / 8$ clock cycles. The maximum time period is $32768 \times$ <br> $f_{S} / 8$ clock cycles (approximately $87 \mu s$ at 3 GSPS). |

8.5.27.8 Register 00Fh, 010h-012h, and 016h-019h (address = 00Fh, 010h-012h, and 016h-019h), Power Detector Page

Figure 238. Register 00Fh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FILOTHH[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Figure 239. Register 010h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FILOTHH[15:8] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Figure 240. Register 011h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FILOTHL[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Figure 241. Register 012h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FILOTHL[15:8] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Figure 242. Register 016h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FIL1THH[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Figure 243. Register 017h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Figure 244. Register 018h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FIL1THL[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Figure 245. Register 019h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FIL1THL[15:8] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Table 131. Register 00Fh, 010h, 011h, 012h, 016h, 017h, 018h, and 019h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | FILOTHH <br> FILOTHL <br> FIL1THH <br> FIL1THL | R/W | Oh | Comparison thresholds for the crossing detector counter. This <br> threshold is 16 bits in 2.14 signed notation. A value of 1 ( (4000h) <br> corresponds to 100\% crossings, a value of 0.125 (0800h) <br> corresponds to 12.5\% crossings. |

### 8.5.27.9 Register 013h-01Ah (address = 013h-01Ah), Power Detector Page

Figure 246. Register 013h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | IIR0 2BIT EN |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |  |

Figure 247. Register 01Ah

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | IIR1 2BIT EN |
| $W-0 h$ | $W-0 h$ | $W-0 h$ | $W-0 h$ | W-0h | W-Oh |  |  |

Table 132. Register 013h and 01Ah Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | IIR0 2BIT EN <br> IIR1 2BIT EN | R/W | Oh | This bit enables 2-bit output format of the IIR0 and IIR1 output <br> comparators. <br> $0=$ Selects 1-bit output format <br> 1 Selects 2-bit output format |

### 8.5.27.10 Register 01Dh-01Eh (address = 01Dh-01Eh), Power Detector Page

Figure 248. Register 01Dh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DWELLIIR[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Figure 249. Register 01Eh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DWELLIIR[15:8] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Table 133. Register 01Dh-01Eh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | DWELLIIR | R/W | Oh | DWELL time counter for the IIR output comparators. When the <br> IIR filter output crosses the upper thresholds FILOTHH or <br> FIL1THH, the IIR peak detector output flags are set. In order to <br> be reset, the output of the IIR filter must remain continuously <br> lower than the lower threshold (FILOTHL or FIL1THL) for the <br> period specified by the DWELLIIR value. This threshold is 16 <br> bits and is specified in terms of $f_{S} / 8$ clock cycles. <br> Example: if $f_{S}=3$ GSPS, $f_{S} / 8=375 \mathrm{MHz}$, and DWELLIIR $=$ <br> $0100 h, ~ t h e n ~ t h e ~ D W E L L ~ t i m e ~$$=29 / 375 \mathrm{MHz=1.36} \mu \mathrm{~s}$. |

8.5.27.11 Register 020h (address = 020h), Power Detector Page

Figure 250. Register 020h

| 7 | 6 | 5 | 4 | 3 | 2 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | RMSDET EN |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |  |

Table 134. Register 020h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | RMSDET EN | R/W | Oh | This bit enables the RMS power detector. <br> $0=$ Power detector disabled <br> $1=$ Power detector enabled |

### 8.5.27.12 Register 021h (address = 021h), Power Detector Page

Figure 251. Register 021h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 |  | PWRDETACCU |  |  |
| W-Oh | W-Oh | W-Oh |  | R/W-Oh |  |  |

## Table 135. Register 021h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| $4-0$ | PWRDETACCU | R/W | Oh | These bits program the block length to be used for RMS power <br> computation. <br> The block length is defined in terms of $f_{S} / 8$ clocks and can be <br> programmed as $2 M$, where $M=0$ to 16. |

8.5.27.13 Register 022h-025h (address = 022h-025h), Power Detector Page

Figure 252. Register 022h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWRDETH[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Figure 253. Register 023h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Figure 254. Register 024h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Figure 255. Register 025h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWRDETL[15:8] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Table 136. Register 022h-025h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | PWRDETH[15:0] <br> PWRDETL[15:0] | R/W | Oh | The computed average power is compared against these high and low <br> thresholds. One LSB of the thresholds represents $1 / 2^{16}$. <br> Example: if PWRDETH is set to -14 dBFS from peak, $\left(10^{(-14 / 20)}\right)^{2} \times 2^{16}=2609$, <br> then set 5422h, 5423h,5C22h,5C23h $=0$ A31h. |

## ADC32RF82

### 8.5.27.14 Register 027h (address = 027h), Power Detector Page

Figure 256. Register 027h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | RMS 2BIT EN |
| W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |  |

## Table 137. Register 027h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-1$ | 0 | W | Oh | Must write 0 |
| 0 | RMS 2BIT EN | R/W | Oh | This bit enables 2-bit output format on the RMS output <br> comparators. <br> $0=$ Selects 1-bit output format <br> $1=$ Selects 2-bit output format |

8.5.27.15 Register 02Bh (address $=02 B h$ ), Power Detector Page

Figure 257. Register 02Bh

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | RESET AGC | 0 | 0 | 0 | 0 |
| W-Oh | W-Oh | W-Oh | R/W-Oh | W-Oh | W-Oh | W-Oh | W-Oh |

Table 138. Register 02Bh Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-5$ | 0 | W | Oh | Must write 0 |
| 4 | RESET AGC | R/W | Oh | After configuration, the AGC module must be reset and then <br> brought out of reset to start operation. <br> $0=$ Clear AGC reset <br> $1=$ Set AGC reset <br> Example: set 542Bh to 10h and then to 00h. |
| $3-0$ | 0 | W | Oh | Must write 0 |

### 8.5.27.16 Register 032h-035h (address = 032h-035h), Power Detector Page

Figure 258. Register 032h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTSEL GPIO4 |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Figure 259. Register 033h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Figure 260. Register 034h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTSEL GPIO3 |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Figure 261. Register 035h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTSEL GPIO2 |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Table 139. Register 032h-035h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-0 | OUTSEL GPIO1 OUTSEL GPIO2 OUTSEL GPIO3 OUTSEL GPIO4 | R/W | Oh | These bits set the function or signal for each GPIO pin. $0=$ IIR PK DETO[0] of channel A <br> $1=$ IIR PK DETO[1] of channel A (2-bit mode) <br> $2=\operatorname{IIR}$ PK DET1[0] of channel A <br> $3=$ IIR PK DET1[1] of channel A (2-bit mode) <br> $4=$ BLKPKDETH of channel A <br> $5=$ BLKPKDETL of channel A <br> $6=$ PWR Det[0] of channel A <br> $7=$ PWR Det[1] of channel A (2-bit mode) <br> $8=$ FOVR of channel A <br> 9-17 = Repeat outputs 0-8 but for channel B instead |

### 8.5.27.17 Register 037h (address = 037h), Power Detector Page

Figure 262. Register 037h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | IODIR GPIO2 | IODIR GPIO3 | IODIR GPIO1 | IODIR GPIO4 |
| W-0h | W-0h | W-0h | W-0h | R/W-0h | R/W-0h | R/W-0h |  |

## Table 140. Register 037h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-4$ | 0 | W | Oh | Must write 0 |
| $3-0$ | IODIRGPIO[4:1] | R/W | Oh | These bits select the output direction for the GPIO[4:1] pins. <br> $0=$ Input (for the NCO control) <br> $=$ Output (for the AGC alarm function) |

8.5.27.18 Register 038h (address = 038h), Power Detector Page

Figure 263. Register 038h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | INSEL1 | 0 | 0 | INSELO |  |
| W-Oh | W-Oh | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh |  |

Table 141. Register 038h Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-6$ | 0 | W | Oh | Must write 0 |
| $5-4$ | INSEL1 | R/W | Oh | These bits select which GPIO pin is used for the INSEL1 bit. <br> $00=$ GPIO4 <br> $01=$ GPIO1 <br> $10=$ GPIO3 <br> $11=$ GPIO2 <br> Table 142 lists the NCO selection, based on the bit settings of <br> the INSEL pins; see the section for details. |
| $3-2$ | 0 | W | Oh | Must write 0 |

Table 142. INSEL Bit Settings

| INSEL1 | INSEL2 | NCO SELECTED |
| :---: | :---: | :---: |
| 0 | 0 | NCO1 |
| 0 | 1 | NCO2 |
| 1 | 0 | NCO3 |
| 1 | 1 | $\mathrm{n} / \mathrm{a}$ |

## 9 Application and Implementation

## NOTE

Information in the following applications sections is not part of the Tl component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

### 9.1.1 Start-Up Sequence

The steps in Table 143 are recommended as the power-up sequence when the ADC32RF82 is in the decimation-by-4 complex output mode.

Table 143. Initialization Sequence

| STEP | DESCRIPTION | PAGE, REGISTER ADDRESS AND DATA | COMMENT |
| :---: | :---: | :---: | :---: |
| 1 | Supply all supply voltages. Refer the power supply sequencing mentioned in the Power Supply Recommendations section. | - | - |
| 2 | Provide the SYSREF signal. | - | - |
| 3 | Pulse a hardware reset (low-to-high-to-low) on pins 33 and 34 . | - | - |
| 4 | Write the register addresses described in the PowerUpConfig file. | See the files located in SBAA226 | The Power-up config file contains analog trim registers that are required for best performance of the ADC. Write these registers every time after power up. |
| 5 | Write the register addresses mentioned in the ILConfigNyqX_ChA file, where X is the Nyquist zone. | See the files located in SBAA226 | Based on the signal band of interest, provide the Nyquist zone information to the device. |
| 6 | Write the register addresses mentioned in the ILConfigNyqX_ChB file, where X is the Nyquist zone. | See the files located in SBAA226 | This step optimizes device' performance by reducing interleaving mismatch errors. |
| 6.1 | Wait for 50 ms for the device to estimate the interleaving errors. | - | - |
| 7 | Depending upon the Nyquist band of operation, choose and write the registers from the appropriate file, NLConfigNyqX_ChA, where X is the Nyquist zone. | See the files located in SBAA226 | Third-order nonlinearity of the device is optimized by this step for channel A. |
| 7.1 | Depending upon the Nyquist band of operation, choose and write the registers from the appropriate file, NLConfigNyqX_ChB, where X is the Nyquist zone. | See the files located in SBAA226 | Third-order nonlinearity of the device is optimized by this step for channel B. |
| 8 | Configure the JESD interface and DDC block by writing the registers mentioned in the $D D C$ Config file. | See the files located in SBAA226 | Determine the DDC and JESD interface LMFS options. Program these options in this step. |

## ADC32RF82

SBAS869 -SEPTEMBER 2017

### 9.1.2 Hardware Reset

Figure 264 and Table 144 show the timing information for the hardware reset.


Figure 264. Hardware Reset Timing Diagram

Table 144. Hardware Reset Timing Information

|  |  | MIN $\quad$ TYP | MAX |
| :--- | :--- | ---: | :---: |
| $t_{1}$ | Power-on delay from power-up to active high RESET pulse | 1 | UNIT |
| $\mathrm{t}_{2}$ | Reset pulse duration: active high RESET pulse duration | 1 | ms |
| $\mathrm{t}_{3}$ | Register write delay from RESET disable to SEN active | 100 | $\mu \mathrm{~s}$ |

### 9.1.3 SNR and Clock Jitter

The signal-to-noise ratio (SNR) of the ADC is limited by three different factors, as shown in Equation 5: quantization noise, thermal noise, and jitter. The quantization noise is typically not noticeable in pipeline converters and is 84 dB for a 14-bit ADC. The thermal noise limits the SNR at low input frequencies and the clock jitter sets the SNR for higher input frequencies.

$$
\begin{equation*}
\mathrm{SNRADC}[\mathrm{dBc}]=-20 \log \sqrt{\left(10^{-\frac{\mathrm{SNR}_{\text {Quantization Noise }}}{20}}\right)^{2}+\left(10^{-\frac{\mathrm{SNR}_{\text {Thermal Noise }}}{20}}\right)^{2}+\left(10^{-\frac{\mathrm{SNR}_{\text {jilter }}}{20}}\right)^{2}} \tag{5}
\end{equation*}
$$

Equation 6 calculates the SNR limitation resulting from sample clock jitter:

$$
\begin{equation*}
\mathrm{SNR}_{\text {Jitter }}[\mathrm{dBc}]=-20 \log \left(2 \pi \times \mathrm{f}_{\mathrm{IN}} \times \mathrm{t}_{\text {Jitter }}\right) \tag{6}
\end{equation*}
$$

The total clock jitter ( $\mathrm{T}_{\text {jiter }}$ ) has two components: the internal aperture jitter $\left(90 \mathrm{f}_{\mathrm{S}}\right)$ is set by the noise of the clock input buffer and the external clock jitter. Equation 7 calculates $\mathrm{T}_{\text {jitter }}$ :

$$
\begin{equation*}
t_{\text {Jitter }}=\sqrt{\left(t_{\text {Jitter }}, \text { Ext_Clock_Input }\right)^{2}+\left(t_{\text {Aperture_ADC }}\right)^{2}} \tag{7}
\end{equation*}
$$

External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as band-pass filters at the clock input. A faster clock slew rate also improves the ADC aperture jitter.
The ADC32RF82 has a thermal noise of approximately 63 dBFS and an internal aperture jitter of $90 \mathrm{f}_{\mathrm{s}}$. The SNR, is shown in Figure 265, depending on the amount of external jitter for different input frequencies.


Figure 265. ADC SNR vs Input Frequency and External Clock Jitter

### 9.1.3.1 External Clock Phase Noise Consideration

External clock jitter can be calculated as shown in Figure 266 by integrating the phase noise of the clock source out to approximately two times of the ADC sampling rate $\left(2 \times f_{S}\right)$. In order to maximize the ADC SNR, an external band-pass filter is recommended to be used on the clock input. This filter reduces the jitter contribution from the broadband clock phase noise floor by effectively reducing the integration bandwidth to the pass band of the band-pass filter. This method is suitable when estimating the overall ADC SNR resulting from clock jitter at a certain input frequency.


Figure 266. Integration Bandwidth for Extracting Jitter from Clock Phase Noise
However, when estimating the affect of a nearby blocker (such as a strong in-band interferer to the sensitivity, the phase noise information shown in Figure 267 can be used directly to estimate the noise budget contribution at a certain offset frequency.


Figure 267. Small Wanted Signal in Presence of Interferer
At the sampling instant, the phase noise profile of the clock source convolves with the input signal (for example, the small wanted signal and the strong interferer merge together). If the power of the clock phase noise in the signal band of interest is too large, the wanted signal cannot not be recovered.
The resulting equivalent phase noise at the ADC input is also dependent on the sampling rate of the ADC and frequency of the input signal. Equation 8 shows the ADC sampling rate scales the clock phase noise.

$$
\begin{equation*}
\mathrm{ADC}_{\mathrm{NSD}}(\mathrm{dBc} / \mathrm{Hz})=\mathrm{PN}_{\mathrm{CLK}}(\mathrm{dBc} / \mathrm{Hz})-20 \times \log \left(\frac{\mathrm{f}_{\mathrm{S}}}{\mathrm{f}_{\mathrm{IN}}}\right) \tag{8}
\end{equation*}
$$

Using this information, the noise contribution resulting from the phase noise profile of the ADC sampling clock can be calculated.

### 9.1.4 Power Consumption in Different Modes

The ADC32RF82 consumes approximately 6 W of power when both channels are active with a divide-by-4 complex output. When different DDC options are used, the power consumption on the DVDD supply changes by a small amount but remains unaffected on other supplies. In the applications requiring just one channel to be active, channel A must be chosen as the active channel and channel B can be powered down. Power consumption reduces to approximately 4 W in single-channel operation with a divide-by-3.4 option at a 2457.6 MSPS device clock rate.

Table 145, Table 146, and Table 147 show power consumption in different DDC modes for dual-channel and single-channel operation.

Table 145. Power Consumption in Different DDC Modes (Sampling Clock Frequency, $\mathbf{f}_{\mathrm{S}} \mathbf{= \mathbf { 2 4 5 7 }} \mathbf{6}$ MSPS)

| DECIMATION <br> OPTION | ACTIVE <br> CHANNEL | ACTIVE DDC | AVDD1P9 (mA) | AVDD1P2 (mA) | DVDD1P2 (mA) | TOTAL POWER <br> (mW) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Divide-by-4 | Channels A, B | Single | 1729 | 850 | 1500 | 5988 |
| Divide-by-8 | Channels A, B | Dual | 1729 | 853 | 1640 | 6152 |
| Divide-by-8 | Channels A, B | Single | 1729 | 851 | 1445 | 5926 |
| Divide-by-16 | Channels A, B | Dual | 1729 | 858 | 1645 | 6164 |
| Divide-by-16 | Channels A, B | Single | 1729 | 856 | 1440 | 5926 |
| Divide-by-24 | Channels A, B | Dual | 1724 | 856 | 1624 | 6128 |
| Divide-by-24 | Channels A, B | Single | 1725 | 854 | 1380 | 5847 |
| Divide-by-32 | Channels A, B | Dual | 1723 | 855 | 1528 | 6014 |
| Divide-by-32 | Channels A, B | Single | 1723 | 853 | 1315 | 5767 |
| Divide-by-4 | Channel A | Single | 935 | 501 | 910 | 3399 |
| Divide-by-8 | Channel A | Dual | 935 | 499 | 996 | 3496 |
| Divide-by-8 | Channel A | Single | 935 | 490 | 890 | 3364 |
| Divide-by-16 | Channel A | Dual | 935 | 499 | 1005 | 3506 |
| Divide-by-16 | Channel A | Single | 935 | 490 | 887 | 3360 |
| Divide-by-24 | Channel A | Dual | 933 | 499 | 988 | 3483 |
| Divide-by-24 | Channel A | Single | 933 | 490 | 867 | 3333 |
| Divide-by-32 | Channel A | Dual | 932 | 499 | 945 | 3431 |
| Divide-by-32 | Channel A | Single | 932 | 490 | 833 | 3292 |

Table 146. Power Consumption in Different DDC Modes (Sampling Clock Frequency, $\mathrm{f}_{\mathrm{S}}=\mathbf{1 9 6 6 . 0 8}$ MSPS)

| DECIMATION OPTION | ACTIVE CHANNEL | ACTIVE DDC | AVDD1P9 (mA) | AVDD1P2 (mA) | DVDD1P2 (mA) | TOTAL POWER (mW) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Divide-by-4 | Channels A, B | Single | 1644 | 827 | 1332 | 5606 |
| Divide-by-8 | Channels A, B | Dual | 1643 | 833 | 1449 | 5746 |
| Divide-by-8 | Channels A, B | Single | 1643 | 825 | 1252 | 5510 |
| Divide-by-16 | Channels A, B | Dual | 1643 | 836 | 1462 | 5764 |
| Divide-by-16 | Channels A, B | Single | 1643 | 832 | 1286 | 5557 |
| Divide-by-24 | Channels A, B | Dual | 1639 | 835 | 1427 | 5715 |
| Divide-by-24 | Channels A, B | Single | 1639 | 830 | 1237 | 5491 |
| Divide-by-32 | Channels A, B | Dual | 1638 | 826 | 1331 | 5593 |
| Divide-by-32 | Channels A, B | Single | 1638 | 824 | 1174 | 5410 |
| Divide-by-4 | Channel A | Single | 904 | 469 | 828 | 3209 |
| Divide-by-8 | Channel A | Dual | 905 | 470 | 891 | 3285 |
| Divide-by-8 | Channel A | Single | 905 | 461 | 805 | 3175 |
| Divide-by-16 | Channel A | Dual | 904 | 470 | 904 | 3298 |
| Divide-by-16 | Channel A | Single | 904 | 461 | 808 | 3177 |
| Divide-by-24 | Channel A | Dual | 903 | 470 | 875 | 3262 |
| Divide-by-24 | Channel A | Single | 903 | 470 | 768 | 3129 |
| Divide-by-32 | Channel A | Dual | 902 | 470 | 838 | 3218 |
| Divide-by-32 | Channel A | Single | 902 | 461 | 750 | 3106 |

Table 147. Power Consumption in Different DDC Modes (Sampling Clock Frequency, $\mathrm{f}_{\mathrm{S}} \mathbf{= \mathbf { 2 2 1 1 . 8 4 }}$ MSPS)

| DECIMATION <br> OPTION | ACTIVE <br> CHANNEL | ACTIVE DDC | AVDD1P9 (mA) | AVDD1P2 (mA) | DVDD1P2 (mA) | TOTAL POWER <br> (mW) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Divide-by-4 | Channels A, B | Single | 1666 | 884 | 1450 | 5850 |
| Divide-by-8 | Channels A, B | Dual | 1666 | 884 | 1550 | 5965 |
| Divide-by-8 | Channels A, B | Single | 1666 | 881 | 1380 | 5766 |
| Divide-by-16 | Channels A, B | Dual | 1664 | 882 | 1528 | 5933 |
| Divide-by-16 | Channels A, B | Single | 1664 | 879 | 1346 | 5720 |
| Divide-by-24 | Channels A, B | Dual | 1665 | 875 | 1508 | 5904 |
| Divide-by-24 | Channels A, B | Single | 1665 | 865 | 1298 | 5651 |
| Divide-by-32 | Channels A, B | Dual | 1664 | 873 | 1413 | 5791 |
| Divide-by-32 | Channels A, B | Single | 1664 | 864 | 1247 | 5589 |
| Divide-by-4 | Channel A | Single | 919 | 470 | 987 | 3422 |
| Divide-by-8 | Channel A | Dual | 918 | 469 | 945 | 3370 |
| Divide-by-8 | Channel A | Single | 918 | 461 | 859 | 3262 |
| Divide-by-16 | Channel A | Dual | 918 | 469 | 957 | 3384 |
| Divide-by-16 | Channel A | Single | 918 | 461 | 855 | 3258 |
| Divide-by-24 | Channel A | Dual | 917 | 469 | 950 | 3374 |
| Divide-by-24 | Channel A | Single | 904 | 461 | 846 | 3221 |
| Divide-by-32 | Channel A | Dual | 916 | 469 | 899 | 3314 |
| Divide-by-32 | Channel A | Single | 903 | 461 | 801 | 3167 |

### 9.1.5 Using DC Coupling in the ADC32RF82

The ADC32RF82 can be used in dc-coupling applications. However, the following points must be considered when designing the system:

1. Ensure that the correct common-mode voltage is used at the ADC analog inputs.

The analog inputs are internally self-biased to $\mathrm{V}_{\mathrm{CM}}$ through approximately a $33-\Omega$ resistor. The internal biasing resistors also function as a termination resistor. However, if a different termination is required, the external resistor $\mathrm{R}_{\text {TERM }}$ can be differentially placed between the analog inputs, as shown in Figure 268. The amplifier $\mathrm{V}_{\text {ОСм }}$ pin is recommended to be driven from the CM pin of the ADC to help the amplifier output common-mode voltage track the required common-mode voltage of the ADC.

(1) Set the INCR CM IMPEDANCE bit to increase the RCM from $0 \Omega$ to $>5000 \Omega$.
(2) $\mathrm{R}_{\mathrm{DC}}$ is approximately $65 \Omega$.

Figure 268. The ADC32RF82 in a DC-Coupling Application
2. Ensure that the correct SPI settings are written to the ADC.

As shown in Figure 269, the ADC32RF82 has a digital block that estimates and corrects the offset mismatch among four interleaving ADC cores for a given channel.


Figure 269. Offset Corrector in the ADC32RF82
The offset corrector block nullifies $\mathrm{dc}, \mathrm{f}_{\mathrm{S}} / 8, \mathrm{f}_{\mathrm{S}} / 4,3 \mathrm{f}_{\mathrm{S}} / 8$, and $\mathrm{f}_{\mathrm{S}} / 2$. The resulting spectrum becomes free from static spurs at these frequencies. The corrector continuously processes the data coming from the interleaving ADC cores and cannot distinguish if the tone at these frequencies is part of signal or if the tone originated from a mismatch among the interleaving ADC cores. Thus, in applications where the signal is present at these frequencies, the offset corrector block can be bypassed.

## ADC32RF82

SBAS869-SEPTEMBER 2017
www.ti.com

### 9.1.5.1 Bypassing the Offset Corrector Block

When the offset corrector is bypassed, offset mismatch among interleaving ADC cores appears in the ADC output spectrum. To correct the effects of mismatch, place the ADC in an idle channel state (no signal at the ADC inputs) and the corrector must be allowed to run for some time to estimate the mismatch, then the corrector is frozen so that the last estimated value is held. Required register writes are provided in Table 148.

Table 148. Freezing and Bypassing the Offset Corrector Block

| STEP | REGISTER WRITE | COMMENT |
| :---: | :---: | :---: |
| STEPS FOR FREEZING THE CORRECTOR BLOCK |  |  |
| 1 | - | Signal source is turned off. The device detects an idle channel at its input. |
| 2 | - | Wait for at least 0.4 ms for the corrector to estimate the internal offset |
| 3 | Address 4001h, value 00h | Select Offset Corr Page Channel A |
|  | Address 4002h, value 00h |  |
|  | Address 4003h, value 00h |  |
|  | Address 4004h, value 61h |  |
|  | Address 6068h, value C2h | Freeze the corrector for channel A |
|  | Address 4003h, value 01h | Select Offset Corr Page Channel B |
|  | Address 6068h, value C2h | Freeze the corrector for channel B |
| 4 | - | Signal source can now be turned on |
| STEPS FOR BYPASSING THE CORRECTOR BLOCK |  |  |
| 1 | Address 4001h, value 00h | - |
|  | Address 4002h, value 00h |  |
|  | Address 4003h, value 00h |  |
|  | Address 4004h, value 61h | Select Offset Corr Page Channel A |
|  | Address 6068h, value 46h | Disable the corrector for channel A |
|  | Address 4003h, value 01h | Select Offset Corr Page Channel B |
|  | Address 6068h, value 46h | Disable the corrector for channel B |

### 9.1.5.1.1 Effect of Temperature

Figure 270 and Figure 271 show the behavior of $\mathrm{nf}_{\mathrm{s}} / 8$ tones with respect to temperature when the offset corrector block is frozen or disabled.


ADC32RF82
www.ti.com

### 9.2 Typical Application

The ADC32RF82 is designed for wideband receiver applications demanding high dynamic range over a large input frequency range. A typical schematic for an ac-coupled receiver is shown in Figure 272.

Decoupling capacitors with low ESL are recommended to be placed as close as possible at the pins indicated in Figure 272. Additional capacitors can be placed on the remaining power pins.


Copyright © 2016, Texas Instruments Incorporated
Figure 272. Typical Application Implementation Diagram

## Typical Application (continued)

### 9.2.1 Design Requirements

### 9.2.1.1 Transformer-Coupled Circuits

Typical applications involving transformer-coupled circuits are discussed in this section. To ensure good amplitude and phase balance at the analog inputs, transformers (such as TC1-1-13 and TC1-1-43) can be used from the dc to $1000-\mathrm{MHz}$ range and from the $1000-\mathrm{MHz}$ to $4-\mathrm{GHz}$ range of input frequencies, respectively. When designing the driving circuits, the ADC input impedance (or SDD11) must be considered.

By using the simple drive circuit of Figure 273, uniform performance can be obtained over a wide frequency range. The buffers present at the analog inputs of the device help isolate the external drive source from the switching currents of the sampling circuit.


Copyright © 2016, Texas Instruments Incorporated
Figure 273. Input Drive Circuit

### 9.2.2 Detailed Design Procedure

For optimum performance, the analog inputs must be driven differentially. This architecture improves commonmode noise immunity and even-order harmonic rejection. A small resistor ( $5 \Omega$ to $10 \Omega$ ) in series with each input pin is recommended to damp out ringing caused by package parasitics, as shown in Figure 273.

### 9.2.3 Application Curves

Figure 274 and Figure 275 show the typical performance at 100 MHz and 1850 MHz , respectively.


SNR $=62,4 \mathrm{dBFS} ;$ SFDR $=71 \mathrm{dBc} ;$
$\mathrm{HD} 2=-71 \mathrm{dBc} ; \mathrm{HD} 3=-83 \mathrm{dBc}$; non HD2, HD3 $=82 \mathrm{dBc}$; IL spur $=80 \mathrm{dBc} ; \mathrm{f}_{\mathrm{IN}}=100 \mathrm{MHz}$

Figure 274. FFT for $\mathbf{1 0 0}-\mathrm{MHz}$ Input Frequency


SNR $=58 \mathrm{dBFS} ; \operatorname{SFDR}=69 \mathrm{dBc}$;
HD2 $=-69 \mathrm{dBc} ; \mathrm{HD} 3=-75 \mathrm{dBc}$; non HD2, $\mathrm{HD} 3=74 \mathrm{dBc}$; IL spur $=78 \mathrm{dBc} ; \mathrm{f}_{\mathrm{IN}}=1850 \mathrm{MHz}$

Figure 275. FFT for 1850-MHz Input Frequency

## 10 Power Supply Recommendations

The DVDD power supply ( 1.15 V ) must be stable before ramping up the AVDD19 supply ( 1.9 V ), as shown in Figure 276. The AVDD supply ( 1.15 V ) can come up in any order during the power sequence. The power supplies can ramp up at any rate and a time delay of greater than 10 milliseconds should be given between DVDD1P15 (1.15 V) being stable to AVDD1P9 ( 1.9 V ) ramping up.


Figure 276. Power Sequencing for the ADC32RF82

## 11 Layout

### 11.1 Layout Guidelines

The device evaluation module (EVM) layout can be used as a reference layout to obtain the best performance. A layout diagram of the EVM top layer is provided in Figure 277. The ADC32RF45/RF80 EVM Quick Startup Guide provides a complete layout of the EVM. Some important points to remember during board layout are:

- Analog inputs are located on opposite sides of the device pinout to ensure minimum crosstalk on the package level. To minimize crosstalk onboard, the analog inputs must exit the pinout in opposite directions, as shown in the reference layout of Figure 277 as much as possible.
- In the device pinout, the sampling clock is located on a side perpendicular to the analog inputs in order to minimize coupling. This configuration is also maintained on the reference layout of Figure 277 as much as possible.
- Keep digital outputs away from the analog inputs. When these digital outputs exit the pinout, the digital output traces must not be kept parallel to the analog input traces because this configuration can result in coupling from the digital outputs to the analog inputs and degrade performance. All digital output traces to the receiver [such as field-programmable gate arrays (FPGAs) or application-specific integrated circuits (ASICs)] must be matched in length to avoid skew among outputs.
- At each power-supply pin (AVDD, DVDD, or AVDD19), keep a $0.1-\mu \mathrm{F}$ decoupling capacitor close to the device. A separate decoupling capacitor group consisting of a parallel combination of $10-\mu \mathrm{F}, 1-\mu \mathrm{F}$, and $0.1-\mu \mathrm{F}$ capacitors can be kept close to the supply source.


### 11.2 Layout Example



Figure 277. ADC32RF82EVM Layout

## www.ti.com <br> 12 Device and Documentation Support

### 12.1 Documentation Support

### 12.1.1 Related Documentation

For related documentation see the following:

- ADC32RF45/RF80 EVM Quick Startup Guide
- Configuration Files for the ADC32RF45


### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.
TI E2ETM Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.4 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 Glossary

SLYZ022 - TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC32RF82IRMPR | ACTIVE | VQFN | RMP | 72 | 1500 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 85 | AZ32RF82 | Samples |
| ADC32RF82IRMPT | ACTIVE | VQFN | RMP | 72 | 250 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 85 | AZ32RF82 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as " Pb -Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000 \mathrm{ppm}$ threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TeXAS

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter $(\mathrm{mm})$ | Reel Width W1 (mm) | $\begin{gathered} \mathrm{AO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{BO} \\ (\mathrm{~mm}) \end{gathered}$ | $\underset{(\mathrm{mm})}{\mathrm{KO}}$ | $\begin{gathered} \mathrm{P} 1 \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ (\mathrm{~mm}) \end{gathered}$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC32RF82IRMPR | VQFN | RMP | 72 | 1500 | 330.0 | 24.4 | 10.25 | 10.25 | 2.25 | 16.0 | 24.0 | Q2 |

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length $(\mathbf{m m})$ | Width (mm) | Height $(\mathrm{mm})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC32RF82IRMPR | VQFN | RMP | 72 | 1500 | 350.0 | 350.0 | 43.0 |



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



NON SOLDER MASK DEFINED (PREFERRED)


SOLDER MASK DEFINED

SOLDER MASK DETAILS

NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).


NOTES: (continued)
5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.
Tl's products are provided subject to TI's Terms of Sale (https:www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

