

[ADS1216](http://focus.ti.com/docs/prod/folders/print/ads1216.html)

SBAS171D–NOVEMBER 2000–REVISED SEPTEMBER 2006

8-Channel, 24-Bit ANALOG-TO-DIGITAL CONVERTER

- •
- •
- • **22 BITS EFFECTIVE RESOLUTION (PGA ⁼ 1), 19 BITS (PGA ⁼ 128)**
- •
- •**SINGLE-CYCLE SETTLING MODE**
- •
- •**ON-CHIP 1.25V/2.5V REFERENCE**
- • **EXTERNAL DIFFERENTIAL REFERENCE: 0.1V to 2.5V**
- •
- •
- •
- •**< 1mW POWER CONSUMPTION**

APPLICATIONS

- •
- •
- •
- •
- •
- •**WEIGHT SCALES**
- •**PRESSURE TRANSDUCERS**

FEATURES DESCRIPTION

 ²⁴ BITS, NO MISSING CODES The ADS1216 is ^a precision, wide dynamic range, **0.0015% INL** delta-sigma, Analog-to-Digital (A/D) converter with 24-bit resolution operating from 2.7V to 5.25V supplies. The delta-sigma A/D converter provides up to 24 bits of no-missing-code performance and an **PGA FROM 1 TO 128 effective resolution of 22 bits.**

The eight input channels are multiplexed. Internal **PROGRAMMABLE DATA OUTPUT RATES:** buffering can be selected to provide a very high input
up to 1kHz impedance for direct connection to transducers or impedance for direct connection to transducers or low-level voltage signals. Burnout current sources are provided that allow for the detection of an open or shorted sensor. An 8-bit Digital-to-Analog Converter (DAC) provides an offset correction with ^a **ON-CHIP CALIBRATION** range of 50% of the FSR (Full-Scale Range).

SPI™-COMPATIBLE
 SPI™-COMPATIBLE The PGA (Programmable Gain Amplifier) provides

selectable gains of 1 to 128 with an effective **2.7V TO 5.25V** selectable gains of 1 to 128 with an effective resolution of 19 bits at ^a gain of 128. The A/D conversion is accomplished with ^a second-order delta-sigma modulator and programmable sinc filter. The reference input is differential and can be used **INDUSTRIAL PROCESS CONTROL** for ratiometric cancellation. The onboard current **LIQUID/GAS CHROMATOGRAPHY** DACs operate independently with the maximum **BLOOD ANALYSIS EXECUTE:** The current set by an external resistor.

SMART TRANSMITTERS The serial interface is SPI-compatible. Eight bits of **PORTABLE INSTRUMENTATION** digital I/O are also provided that can be used for input or output. The ADS1216 is designed for high-resolution measurement applications in smart transmitters, industrial process control, weight scales, chromatography, and portable instrumentation.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SPI is a trademark of Motorola.

All other trademarks are the property of their respective owners.

 \mathcal{L}

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

ELECTRICAL CHARACTERISTICS: $AV_{DD} = +5V$

All specifications at T_{MIN} to T_{MAX}, AV_{DD} = +5V, DV_{DD} = +2.7V to +5.25V, f_{MOD} = 19.2kHz, PGA = 1, Buffer ON, R_{DAC} = 150kΩ, f_{DATA} = 10Hz, and V_{REF} = +2.5V, unless otherwise specified.

(1) Calibration can minimize these errors.

(2) Δ V_{OUT} is change in digital result.

(3) 12pF switched capacitor at f_{SAMP} clock frequency.

ELECTRICAL CHARACTERISTICS: AV_{DD} = +5V (continued)

All specifications at T_{MIN} to T_{MAX}, AV_{DD} = +5V, DV_{DD} = +2.7V to +5.25V, f_{MOD} = 19.2kHz, PGA = 1, Buffer ON, R_{DAC} = 150kΩ,
f_{DATA} = 10Hz, and V_{REF} = +2.5V, unless otherwise specified.

ELECTRICAL CHARACTERISTICS: AV_{DD} = +3V

All specifications at T_{MIN} to T_{MAX}, AV_{DD} = +3V, DV_{DD} = +2.7V to +5.25V, f_{MOD} = 19.2kHz, PGA = 1, Buffer ON, R_{DAC} = 75kΩ, f_{DATA} = 10Hz, and V_{REF} = +1.25V, unless otherwise specified.

(1) Calibration can minimize these errors.

(2) Δ V_{OUT} is change in digital result.

(3) 12pF switched capacitor at f_{SAMP} clock frequency.

ELECTRICAL CHARACTERISTICS: AV_{DD} = +3V (continued)

All specifications at T_{MIN} to T_{MAX}, AV_{DD} = +3V, DV_{DD} = +2.7V to +5.25V, f_{MOD} = 19.2kHz, PGA = 1, Buffer ON, R_{DAC} = 75kΩ,
f_{DATA} = 10Hz, and V_{REF} = +1.25V, unless otherwise specified.

DIGITAL CHARACTERISTICS: T_{MIN} to T_{MAX} , DV_{DD} +2.7V to +5.25V

FUNCTIONAL BLOCK DIAGRAM

TIMING CHARACTERISTICS

也 **TEXAS INSTRUMENTS www.ti.com**

SBAS171D–NOVEMBER 2000–REVISED SEPTEMBER 2006

DEVICE INFORMATION

DEVICE INFORMATION (continued)

TERMINAL FUNCTIONS

TYPICAL CHARACTERISTICS

At AV_{DD} = +5V, DV_{DD} = +5V, f_{OSC} = 2.4576MHz, PGA = 1, R_{DAC} = 150kΩ, f_{DATA} = 10Hz, and V_{REF} = +2.5V, unless otherwise specified.

TYPICAL CHARACTERISTICS (continued)

At AV_{DD} = +5V, DV_{DD} = +5V, f_{OSC} = 2.4576MHz, PGA = 1, R_{DAC} = 150kΩ, f_{DATA} = 10Hz, and V_{REF} = +2.5V, unless otherwise specified.

TYPICAL CHARACTERISTICS (continued)

At AV_{DD} = +5V, DV_{DD} = +5V, f_{OSC} = 2.4576MHz, PGA = 1, R_{DAC} = 150kΩ, f_{DATA} = 10Hz, and V_{REF} = +2.5V, unless otherwise specified.

TYPICAL CHARACTERISTICS (continued)

At AV_{DD} = +5V, DV_{DD} = +5V, f_{OSC} = 2.4576MHz, PGA = 1, R_{DAC} = 150kΩ, f_{DATA} = 10Hz, and V_{REF} = +2.5V, unless otherwise specified.

OVERVIEW

INPUT MULTIPLEXER

The input multiplexer provides for any combination of differential inputs to be selected on any of the input channels, as shown in Figure 25 . If channel 1 is selected as the positive differential input channel, In this mode, the output of IDAC1 is also connected and po
any other channel can be selected as the negative it to the output pin, so some current may flow into an any other channel can be selected as the negative to the output pin, so some current may flow into an differential input channel. With this method, it is external load from IDAC1, rather than the diode. See differential input channel. With this method, it is external load from IDAC1, rather than the diode. See
possible to have up to eight fully-differential input Application Report Measuring Temperature with the possible to have up to eight fully-differential input channels. ADS1216, ADS1217, or ADS1216 [\(SBAA073](http://www-s.ti.com/sc/techlit/SBAA073)),

In addition, current sources are supplied that will source or sink current to detect open or short circuits on the pins.

Figure 25. Input Multiplexer Configuration

TEMPERATURE SENSOR

An on-chip diode provides temperature sensing a may be used for the IDACs by disabling the internal capability.
Capability, When the configuration register for the a reference and tying the external reference input to input MUX is set to all 1s, the diode is connected to the VREFOUT pin. the input of the A/D converter. All other channels are open. The anode of the diode is connected to the positive input of the A/D converter, and the cathode

of the diode is connected to the negative input of the A/D converter. The output of IDAC1 is connected to the anode to bias the diode and the cathode of the diode is also connected to ground to complete the circuit.

available for download at www.ti.com, for more information.

BURNOUT CURRENT SOURCES

When the Burnout bit is set in the ACR Configuration Register (see the Register Map section), two current sources are enabled. The current source on the positive input channel sources approximately 2µA of current. The current source on the negative input channel sinks approximately 2µA. This sinking allows for the detection of an open circuit (full-scale reading) or short circuit (0V differential reading) on the selected input differential pair.

INPUT BUFFER

The input impedance of the ADS1216 without the buffer is 5MΩ/PGA. With the buffer enabled, the input voltage range is reduced and the analog power-supply current is higher. The buffer is controlled by ANDing the state of the buffer pin with the state of the BUFFER bit in the ACR Register (see the Register Map section). See Application Report Input Currents for High-Resolution ADCs ([SBAA080](http://www-s.ti.com/sc/techlit/SBAA080)), available for download at www.ti.com, for more information.

IDAC1 AND IDAC2

The ADS1216 has two 8-bit current output DACs that can be controlled independently. The output current is set with R_{DAC} , the range select bits in the ACR register, and the 8-bit digital value in the IDAC register. The output current equals $\rm V_{REF}/(8~\times$ R_{DAC})(2^{RANGE – 1})(DAC CODE). With $V_{\text{REFOUT}} = 2.5V$ and R_{DAC} = 150kΩ, the full-scale output can be selected to be 0.5, 1, or 2mA. The compliance voltage range is 0 to within 1V of AV_{DD} . When the internal voltage reference of the ADS1216 is used, it is the reference for the IDAC. An external reference reference and tying the external reference input to

PROGRAMMABLE GAIN AMPLIFIER (PGA) ON-CHIP VOLTAGE REFERENCE

or 128. Using the PGA can improve the effective available for supplying the voltage reference input. resolution of the A/D converter. For instance, with a To use, connect V_{REF} to AGND and V_{REF+} to PGA of 1 on a 5V full-scale range, the A/D converter V_{REFOUT} . The enabling and voltage selection are PGA of 1 on a 5V full-scale range, the A/D converter V_{REFOUT} . The enabling and voltage selection are can resolve to 1 μ V. With a PGA of 128 on a 40mV controlled through bits REF EN and REF HI in the full-scale range, the A/D converter can resolve to Setup Register (see the Register Map section). The 75nV.

PGA OFFSET DAC

The input to the PGA can be shifted by half the full-scale input range of the PGA by using the ODAC (Offset DAC) Register; see the Register Map section. This pin provides ^a bypass cap for noise filtering on The ODAC register is an 8-bit value; the MSB is the internal V_{REF} circuitry only. This pin is a sensitive pin; sign and the seven LSBs provide the magnitude of therefore place the capacitor as close as possible the offset. Using the ODAC does not reduce the and avoid any resistive loading. The recommended
performance of the A/D converter. See Application capacitor is a 1000pF ceramic cap. If an external Report The Offset DAC ([SBAA077](http://www-s.ti.com/sc/techlit/SBAA077)), available for download at www.ti.com, for more information.

MODULATOR

The modulator is ^a single-loop, second-order system. from ^a crystal, oscillator, or external clock. When the The modulator runs at a clock speed (f_{MOD}) that is clock source is a crystal, external capacitors must be derived from the external clock (f_{OSC}) , as shown in provided to ensure startup and a stable clock Table 1. The frequency division is determined by the frequency; this configuration is shown in Figure 26 SPEED bit in the Setup Register (see the Register and Table 2. Map section).

VOLTAGE REFERENCE INPUT

The ADS1216 uses ^a differential voltage reference input. The input signal is measured against the **Table 2. Typical Clock Sources** differential voltage V_{REF} ≡ (V_{REF}) – (V_{REF}). For AV_{DD} $=$ +5V, V_{REF} is typically +2.5V. For AV_{DD} = +3V, V_{REF} \vert source \vert **FREQUENCY** \vert C₁ \vert C₂ \vert PART NUMBER is typically +1.25V. As a result of the sampling nature of the modulator, the reference input current increases with higher modulator clock frequency (f_{MOD}) and higher PGA settings.

The PGA can be set to gains of 1, 2, 4, 8, 16, 32, 64, A selectable voltage reference $(1.25V)$ or 2.5V) is controlled through bits REF EN and REF HI in the 2.5V reference requires $AV_{DD} = +5V$. When using the on-chip voltage reference, the V_{REFOUT} pin should be bypassed with ^a 0.1µF capacitor to AGND.

www.ti.com

Texas **TRUMENTS**

VRCAP PIN

capacitor is a 1000pF ceramic cap. If an external V_{REF} is used, this pin can be left unconnected.

CLOCK GENERATOR

The clock source for the ADS1216 can be provided

Figure 26. Crystal Connection

	CLOCK SOURCE	FREQUENCY	C ₁	c_{2}	PART NUMBER
	Crystal	2.4576	$0 - 20pF$	$0 - 20pF$	ECS, ECSD 2.45 - 32
	Crystal	4.9152	$0 - 20pF$	$0 - 20pF$	ECS, ECSL 4.91
	Crystal	4.9152	$0 - 20pF$	$0 - 20pF$	ECS, ECSD 4.91
	Crystal	4.9152	$0 - 20pF$	$0 - 20pF$	CTS, MP 042 4M9182

CALIBRATION

The offset and gain errors in the ADS1216, or the complete system, can be reduced with calibration. Internal calibration of the ADS1216 is called self-calibration. Self-calibration is handled with three commands. One command does both offset and gain calibration. There is also ^a gain calibration command and an offset calibration command. Each calibration process takes seven t_{DATA} periods to complete. It The Digital Filter can use either the Fast-Settling, takes 14 t_{DATA} periods to complete both an offset and gain calibration. Self-gain calibration is optimized for addition, the Auto mode changes the sinc filter after
PGA gains less than 8. When using higher gains, a the input channel or PGA is changed. When PGA gains less than 8. When using higher gains, the input channel or PGA is changed. When
system gain calibration is recommended. The switching to a new channel, it will use the

For system calibration, the appropriate signal must be applied to the inputs. The system offset command requires ^a zero differential input signal. It then computes an offset that will nullify offset in the system. The system gain command requires ^a positive full-scale differential input signal. It then computes ^a value to nullify gain errors in the system. Each of these calibrations will take seven t_{DATA} When using the Fast-Settling filter, select a periods to complete.

Calibration must be performed after power on, ^a change in decimation ratio, or ^a change of the PGA. For operation with ^a reference voltage greater than $(AV_{DD} - 1.5V)$, the buffer must also be turned off during calibration.

SBAS171D–NOVEMBER 2000–REVISED SEPTEMBER 2006

At the completion of calibration, the DRDY signal goes low, which indicates the calibration is finished and valid data is available. See Application Report Calibration Routine and Register Value Generation for the ADS121x Series ([SBAA099](http://www-s.ti.com/sc/techlit/SBAA099)), available for download at www.ti.com, for more information.

DIGITAL FILTER

², or Sinc³ filter, as shown in Figure 27. In switching to a new channel, it will use the Fast-Settling filter for the next two conversions, the first of which should be discarded. It will then use the Sinc² followed by the Sinc³ filter. This architecture combines the low-noise advantage of the Sinc³ filter with the quick response of the Fast-Settling time filter. See [Figure](#page-17-0) 28 for the frequency response of each filter.

decimation value set by the DEC0 and M/DEC1 registers that is evenly divisible by four for the best gain accuracy. For example, choose 260 rather than 261.

Figure 27. Filter Step Responses

Figure 28. Filter Frequency Responses

DIGITAL I/O INTERFACE

The ADS1216 has eight pins dedicated for digital I/O. The default power-up condition for the digital I/O pins are as inputs. All of the digital I/O pins are individually configurable as inputs or outputs. They are configured through the DIR control register. The DIR register defines whether the pin is an input or output, and the DIO register defines the state of the digital output. When the digital I/O are configured as $SCLK$, a Schmitt-Trigger input, clocks data transfert inputs, DIO is used to read the state of the pin. If the S_{on} the D_{ru} input and D_{oux} output. When tran inputs, DIO is used to read the state of the pin. If the on the D_{IN} input and D_{OUT} output. When transferring digital I/O are not used, either 1) configure as data to or from the ADS1216, multiple bits of data digital I/O are not used, either 1) configure as a data to or from the ADS1216, multiple bits of data
outputs; or 2) leave as inputs and tie to ground; this a may be transferred back-to-back with no delay in outputs; or 2) leave as inputs and tie to ground; this may be transferred back-to-back with no delay in configuration prevents excess power dissipation.

SERIAL PERIPHERAL INTERFACE (SPI)

The SPI allows a controller to communicate synchronously with the ADS1216. The ADS1216 operates in slave-only mode.

Chip Select (CS)

The chip select (\overline{CS}) input of the ADS1216 must be externally asserted before ^a master device can exchange data with the ADS1216. \overline{CS} must be low for the duration of the transaction. \overline{CS} can be tied low.

www.ti.com

Texas **STRUMENTS**

Serial Clock (SCLK)

SCLKs or toggling of $\overline{\text{CS}}$. Make sure to avoid glitches on SCLK because they can cause extra shifting of the data.

Polarity (POL)

The serial clock polarity is specified by the POL input. When SCLK is active high, set POL high. When SCLK is active low, set POL low.

DATA READY

The **DRDY** output is used as a status signal to indicate when data is ready to be read from the ADS1216. DRDY goes low when new data is available. It is reset high when ^a read operation from the data register is complete. It also goes high prior to the updating of the output register to indicate when not to read from the device to ensure that a data read is not attempted while the register is being updated.

DSYNC OPERATION

DSYNC is used to provide for synchronization of the A/D conversion with an external event. Synchronization can be achieved either through the DSYNC pin or the DSYNC command. When the DSYNC pin is used, the filter counter is reset on the falling edge of DSYNC. The modulator is held in reset until DSYNC is taken high. Synchronization occurs on the next rising edge of the system clock after DSYNC is taken high.

MEMORY

Two types of memory are used on the ADS1216: registers and RAM. 16 registers directly control the various functions (PGA, DAC value, Decimation Ratio, etc.) and can be directly read or written to. Collectively, the registers contain all the information needed to configure the part, such as data format, mux settings, calibration settings, decimation ratio, etc. Additional registers, such as conversion data, are accessed through dedicated instructions.

REGISTER BANK

The operation of the device is set up through individual registers. The set of the 16 registers required to configure the device is referred to as ^a Register Bank, as shown in Figure 29.

Figure 29. Memory Organization

RAM

Reads and Writes to Registers and RAM occur on ^a byte basis. However, copies between registers and RAM occur on a bank basis. The RAM is independent of the Registers; for example, the RAM can be used as general-purpose RAM.

analog inputs. With this flexibility, the device can easily support eight unique configurations—one per input channel. In order to facilitate this type of usage, eight separate register banks are available. Therefore, each configuration could be written once and recalled as needed without having to serially retransmit all the configuration data. Checksum commands are also included, which can be used to verify the integrity of RAM.

consisting of 16 bytes. The total size of the RAM is 128 bytes. Copies between the registers and RAM are performed on ^a bank basis. Also, the RAM can be directly read or written through the serial interface on power-up. The banks allow separate storage of settings for each input.

The RAM address space is linear; therefore, accessing RAM is done using an auto-incrementing pointer. Access to RAM in the entire memory map can be done consecutively without having to address each bank individually. For example, if you were currently accessing bank 0 at offset 0xF (the last location of bank 0), the next access would be bank 1 The ADS1216 supports any combination of eight and offset 0x0. Any access after bank 7 and offset anal offset and offset and offset and offset 0x0.

Although the Register Bank memory is linear, the concept of addressing the device can also be thought of in terms of bank and offset addressing. Looking at linear and bank addressing syntax, we have the following comparison: in the linear memory map, the address 0x14 is equivalent to bank 1 and offset 0x4. Simply stated, the most significant four bits represent the bank, and the least significant four The RAM provides eight *banks*, with a bank bits represent the offset. The offset is equivalent to consisting of 16 bytes. The total size of the RAM is the register address for that bank of memory.

REGISTER MAP

Table 3. Registers

DETAILED REGISTER DEFINITIONS

SETUP (Address 00h) Setup Register

Reset value = $\text{ii}01110$.

bits 7-5 Factory programmed bits

bit 4 SPEED: modulator clock speed

 $0: f_{MOD} = f_{OSC}/128$ 1 : $f_{MOD} = f_{OSC}/256$

- bit 3 REF EN: Internal voltage reference enable 0 ⁼ Internal voltage reference disabled
	- 1 ⁼ Internal voltage reference enabled
- bit 2 REF HI: internal reference voltage select $0 =$ Internal reference voltage = 1.25V
	- $1 =$ Internal reference voltage = $2.5V$
- bit 1 BUF EN: buffer enable
	- $0 =$ Buffer disabled
		- $1 =$ Buffer enabled
- bit 0 BIT ORDER: set order bits are transmitted
	- 0 ⁼ Most significant bit transmitted first

1 ⁼ Least significant bit transmitted first data is always shifted into the part most significant bit first. Data is always shifted out of the part most significant byte first. This configuration bit only controls the bit order within the byte of data that is shifted out.

Reset value $= 01h$.

ACR (Address 02h) Analog Control Register

Reset value ⁼ 00h.

bit 7 BOCS: Burnout current source

 $0 = Disabled$

 $1 =$ Enabled

$$
\text{IDAC Current} = \left(\frac{V_{\text{REF}}}{8R_{\text{DAC}}}\right) (2^{\text{RANGE}-1})(\text{DAC CODE})
$$

bits 6-5 IDAC2R1: IDAC2R0: Full-scale range select for IDAC2

 $00 = \text{Off}$ 01 = Range 1 $10 =$ Range 2 $11 =$ Range 3

bits 4-3 IDAC1R1: IDAC1R0: Full-scale range select for IDAC1

- $00 = \text{Off}$
- 01 = Range 1
- $10 =$ Range 2
- 11 = Range 3

bits 2-0 PGA2: PGA1: PGA0: Programmable gain amplifier gain selection

IDAC1 (Address 03h) Current DAC 1

Reset value $= 00h$

The DAC code bits set the output of DAC1 from 0 to full-scale. The value of the full-scale current is set by this byte, V_{REF} , R_{DAC} , and the DAC1 range bits in the ACR register.

IDAC2 (Address 04h) Current DAC 2

Reset value $=$ 00h.

The DAC code bits set the output of DAC2 from 0 to full-scale. The value of the full-scale current is set by this byte, V_{REF} , R_{DAC} , and the DAC2 range bits in the ACR register.

ODAC (Address 05h) Offset DAC Setting

DIR (Address 07h) Direction control for digital I/O

Each bit controls whether the Digital I/O pin is an output $(= 0)$ or input $(= 1)$. The default power-up state is as inputs.

DEC0 (Address 08h) Decimation Register (least significant 8 bits)

Reset value ⁼ 80h.

The decimation value is defined with 11 bits for ^a range of 20 to 2047. This register is the least significant eight bits. The three most significant bits are contained in the M/DEC1 register.

M/DEC1 (Address 09h) Mode and Decimation Register

Reset value $= 07h$.

bit 7 DRDY: Data ready (read-only)

This bit duplicates the state of the DRDY pin.

bit 6 U/B : Data format

 $0 =$ Bipolar

 $1 =$ Unipolar

bits 5-4 SMODE1: SMODE0: Settling mode

 $00 =$ Auto

01 ⁼ Fast-Settling filter

 $10 =$ Sinc² filter

11 = $Sinc³$ filter

bit 3 Reserved

This bit is not used in the ADS1216 and it is recommended that it be set to 0.

bits 2-0 DEC10: DEC09: DEC08: Most significant bits of the decimation value

SBAS171D–NOVEMBER 2000–REVISED SEPTEMBER 2006 OCR0 (Address 0Ah) Offset Calibration Coefficient (least significant byte) Reset value $= 00h$. bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 OCR07 OCR06 OCR05 OCR04 OCR03 OCR02 OCR01 OCR00 **OCR1** (Address 0Bh) Offset Calibration Coefficient (middle byte) Reset value $= 00h$. bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 OCR15 OCR14 OCR13 OCR12 OCR11 OCR10 OCR09 OCR08 **OCR2** (Address 0Ch) Offset Calibration Coefficient (most significant byte) Reset value ⁼ 00h. bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 OCR23 OCR22 OCR21 OCR20 OCR19 OCR18 OCR17 OCR16 **FSR0** (Address 0Dh) Full-Scale Register (least significant byte) Reset value ⁼ 24h. bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 FSR07 | FSR06 | FSR05 | FSR04 | FSR03 | FSR02 | FSR01 | FSR00 **FSR1** (Address 0Eh) Full-Scale Register (middle byte) Reset value ⁼ 90h. bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 FSR15 | FSR14 | FSR13 | FSR12 | FSR11 | FSR10 | FSR09 | FSR08

FSR2 (Address 0Fh) Full-Scale Register (most significant byte)

Reset value $= 67h$

COMMAND DEFINITIONS

The commands summarized in Table 4 control the operation of the ADS1216. All of the commands are stand-alone except for the register reads and writes (RREG, WREG) which require ^a second command byte plus data. Additional command and data bytes may be shifted in without delay after the first command byte. The ORDER bit in the STATUS register (see the Register map section) sets the order of the bits within the output data. CS must stay low during the entire command sequence.

Table 4. Command Definitions(1)

(1) $n =$ number of registers to be read/written -1 . For example, to read/write three registers, set nnnn = 2 (0010). $r =$ starting register address for read/write commands.

RDATA Read Data

Description: Issue this command after DRDY goes low to read ^a single conversion result. After all 24 bits have been shifted out on D_{OUT}, DRDY goes high. It is not necessary to read back all 24 bits, but DRDY will then not return high until new data is being updated. See the Timing [Characteristics](#page-7-0) for the required delay between the end of the RDATA command and the beginning of shifting data on $\mathsf{D}_{\mathsf{OUT}}\colon \mathfrak{t}_6.$

Figure 30. RDATA Command Sequence

RDATAC Read Data Continuous

Description: Issue command after DRDY goes low to enter the Read Data Continuous mode. This mode enables the continuous output of new data on each **DRDY** without the need to issue subsequent read commands. After all 24 bits have been read, DRDY goes high. It is not necessary to read back all 24 bits, but DRDY will then not return high until new data is being updated. This mode may be terminated by the Stop Read Data Continuous command (STOPC). Because D_{IN} is constantly being monitored during the Read Data Continuous mode for the STOPC or RESET command, do not use this mode if D_{IN} and D_{OUT} are connected together. See the Timing [Characteristics](#page-7-0) for the required delay between the end of the RDATAC command and the beginning of shifting data on D_{OUT}: t₆.

Figure 31. RDATAC Command Sequence

On the following DRDY, shift out data by applying SCLKs. The Read Data Continuous mode terminates if input_data equals the STOPC or RESET command in any of the three bytes on D_{IN} .

Figure 32. **D_{IN}** and D_{OUT} Command Sequence During Read Continuous mode

STOPC Stop Read Data Continuous

www.ti.com

TRUMENTS

Description: Ends the continuous data output mode; refer to RDATAC in the Command Definitions section. The command must be issued after \overline{DRDY} goes low and completed before \overline{DRDY} goes high.

Figure 33. STOPC Command Sequence

RREG Read from Registers

Description: Output the data from up to 16 registers starting with the register address specified as part of the command. The number of registers read will be one plus the second byte of the command. If the count exceeds the remaining registers, the addresses will wrap back to the beginning.

1st Command Byte: 0001 rrrr where rrrr is the address of the first register to read.

2nd Command Byte: 0000 nnnn where nnnn is the number of bytes to read -1 . See the Timing [Characteristics](#page-7-0) for the required delay between the end of the RREG command and the beginning of shifting data on $D_{\rm OUT}$: t₆.

Figure 34. RREG Command Example: Read Two Registers Starting from Regiater 01h (multiplexer)

RRAM Read from RAM

Description:This command allows for the direct reading of the RAM contents. All reads begin at the specified starting RAM bank. More than one bank can be read out in a single read operation. The reads will wrap around to the first bank if there is more data to be retrieved when the last bank is completely read. See the [Timing](#page-7-0) [Characteristics](#page-7-0) for the required delay between the end of the RRAM command and the beginning of shifting data on D_{OUT}: t₆.

1st Command Byte: 0010 0aaa where aaa is the starting RAM bank for the read.

2nd Command Byte: 0nnn nnnn where nnn nnnn is the number of bytes to be read – 1.

CREG Copy Registers to RAM Bank

Description: This command copies the registers to the selected RAM bank. Do not issue additional commands while the copy operation is underway.

1st Command byte: 0100 0aaa where aaa is the RAM bank that will be updated with a copy of the registers.

CREGA Copy Registers to All RAM Banks

Description: This command copies the registers to all RAM banks. Do not issue additional commands while the copy operation is underway.

WREG Write to Register

Description: Write to the registers starting with the register specified as part of the command. The number of registers that will be written is one plus the value of the second byte in the command.

1st Command Byte: 0101 rrrr where rrrr is the address to the first register to be written.

2nd Command Byte: 0000 nnnn where nnnn is the number of bytes to be written -1 .

Data Byte(s): data to be written to the registers.

Figure 36. WREG Command Example: Write Two Registers Starting from 03h (DRATE)

WRAM Write to RAM

Description: This command allows for direct writing to the RAM. All writes begin at the specified starting RAM bank. More than one bank can be written in ^a single write operation. The writes will wrap around to the first bank if there is more data to be written when the last bank is completely written. See the Timing [Characteristics](#page-7-0) for the required delay between the end of the RRAM command and the beginning of shifting data on $\mathsf{D}_{\text{OUT}}\text{: t}_\text{6}$

1st Command Byte: 0010 0aaa where aaa is the starting RAM bank for the write.

2nd Command Byte: 0nnn nnnn where nnn nnnn is the number of bytes to be written – 1.

Figure 37. WRAM Command Example: Write 16 Bytes Starting at Bank 1

CRAM Copy Selected RAM Bank to Registers

Description: This command copies the selected RAM bank to the registers. This action will overwrite all previous register settings. Do not issue additional commands while this copy operation is underway.

1st Command Byte: 1100 0aaa where aaa is the selected RAM bank.

CSRAM Calculate Checksum for Selected RAM Bank

www.ti.com

Tfyas **TRUMENTS**

Description: This command calculates the checksum for the selected RAM bank. The checksum is calculated as the sum of all the bytes in the registers with the carry ignored. Do not issue any additional commands while the checksum is being calculated.

CSRAMX Calculate Checksum for Selected RAM Bank, Ignoring Certain Bits

Description: This command calculates the checksum of the selected RAM bank. The checksum is calculated as a sum of all the bytes in the RAM bank with the carry ignored. The ID, DRDY, and DIO bits are masked and are not included in the checksum calculation. Do not issue any additional commands while the checksum is being calculated.

CSARAM Calculate Checksum for all RAM Banks

Description: This command calculates the checksum for all RAM banks. The checksum is calculated as ^a sum of all the bytes in the RAM bank with the carry ignored. Do not issue any additional commands while the checksum is being calculated.

Calculate Checksum for all RAM Banks, Ignoring CSARAMX Certain Bits

Description: This command calculates the checksum for all RAM banks. The checksum is calculated as ^a sum of all the bytes in the RAM bank with the carry ignored. The ID, **DRDY**, and DIO bits are masked and are not included in the checksum calculation. Do not issue any additional commands while the checksum is being calculated.

CSREG Calculate Checksum for the Registers

Description: This command calculates the checksum for the registers. The checksum is calculated as ^a sum of all the bytes in the registers with the carry ignored. The ID, DRDY, and DIO bits are masked and are not included in the checksum calculation. Do not issue any additional commands while the checksum is being calculated.

See the Timing [Characteristics](#page-7-0) for the required delay between the end of the checksum commands and the beginning of shifting data on D_{OUT}: t₆. Note that this time is dependent on the specific checksum command used.

Figure 38. Checksum Command Sequence

SYSOCAL System Offset Calibration

Description: Performs ^a system offset calibration. The Offset Calibration Register (OFC) is updated after this operation. DRDY goes high at the beginning of the calibration. It goes low after the calibration completes and settled data is ready. Do not send additional commands after issuing this command until DRDY goes low indicating that the calibration is complete.

SYSGCAL System Gain Calibration

Description: Performs ^a system gain calibration. The Full-Scale Calibration Register (FSC) is updated after this operation. DRDY goes high at the beginning of the calibration. It goes low after the calibration completes and settled data is ready. Do not send additional commands after issuing this command until DRDY goes low indicating that the calibration is complete.

DSYNC Synchronize the A/D Conversion

Description: This command synchronizes the A/D conversion. To use, first shift in the command. Then shift in the WAKEUP command. Synchronization occurs on the first CLKIN rising edge after the first SCLK used to shift in the WAKEUP command.

Figure 39. DSYNC Command Sequence

SLEEP Sleep Mode

Description: This command puts the ADS1216 into ^a Sleep mode. After issuing the SLEEP command, make sure there is no more activity on SCLK while \overline{CS} is low because this will interrupt Sleep mode. If \overline{CS} is high, SCLK activity is allowed during Sleep mode. To exit Sleep mode, issue the WAKEUP command.

Figure 40. SLEEP Command Sequence

WAKEUP Complete Synchronization or Exit Sleep Mode

Description: Used in conjunction with the SYNC and STANDBY commands. Two values (all zeros or all ones) are available for this command.

RESET Reset Registers to Default Values

Description: Returns all registers to their default values. This command will also stop the Read Data Continuous mode. While in the Read Data Continuous mode, the RESET command must be issued after DRDY goes low and complete before DRDY returns high.

Tfyas **STRUMENTS www.ti.com**

DEFINITIONS

Analog Input Voltage—the voltage at any one analog input relative to AGND.

Analog Input Differential Voltage—given by the such as ppm or volts. The equations and table below following equation: $(A_{\text{IN+}}) - (A_{\text{IN-}})$. Thus, a positive show the relationship between bits or codes, ppm, digital output is produced whenever the analog input and volts. differential voltage is positive, while ^a negative digital output is produced whenever the differential is negative.

For example, when the converter is configured with ^a 2.5V reference and placed in ^a gain setting of 1, the positive full-scale output is produced when the analog input differential is 2.5V. The negative full-scale output is produced when the differential is $-2.5V$. In each case, the actual input voltages must remain within the AGND to AV_{DD} range.

Conversion Cycle—the term conversion cycle usually refers to a discrete A/D conversion operation, such as that performed by a successive approximation converter. As used here, ^a conversion cycle refers to the t_{DATA} time period. However, each digital output is actually based on the modulator results from several t_{DATA} time periods.

Data Rate—the rate at which conversions are **f**_{MOD}—the frequency or speed at which the modulator completed. See definition for f_{DATA} .

Decimation Ratio—defines the ratio between the α butput of the modulator and the output Data Rate. Valid values for the Decimation Ratio are from 20 to 2047. Larger Decimation Ratios will have lower noise.

Effective Resolution—the effective resolution of the ADS1216 in ^a particular configuration can be to output) and V_{RMS} (referenced to input). Computed directly from the converter output data, each is ^a of the following equations: statistical calculation. The conversion from one to the other is shown below.

Effective number of bits (ENOB) or effective resolution is commonly used to define the usable resolution of the A/D converter. It is calculated from empirical data taken directly from the device. It is typically determined by applying ^a fixed known signal source to the analog input and computing the standard deviation of the data sample set. The rms noise defines the $±σ$ interval about the sample mean.

The data from the A/D converter is output as codes, which then can be easily converted to other units,

$$
ENOB = \frac{-20 \log(ppm)}{6.02}
$$

fDATA—the frequency of the digital output data produced by the ADS1216. f_{DATA} is also referred to as the data rate.

$$
f_{\text{DATA}} = \left(\frac{f_{\text{MOD}}}{\text{Decimalion Ratio}}\right) = \left(\frac{f_{\text{OSC}}}{\text{mfactor Decimation Ratio}}\right)
$$

of the ADS1216 is running. This rate depends on the SPEED bit as shown below:

f_{osc}—the frequency of the crystal input signal at the X_{IN} input of the ADS1216.

f_{SAMP}—the frequency, or switching speed, of the input sampling capacitor. The value is given by one

Filter Selection—the ADS1216 uses a (sinx/x) filter For example, when the converter is configured with a or sinc filter. There are three different sinc filters that 2.5V reference and is placed in ^a gain setting of 2, can be selected. A Fast-Settling filter will settle in the full-scale range is: [1.25V (positive full-scale) – one t_{DATA} cycle. The Sinc² cycles and have lower noise. The Sinc³ will achieve lowest noise and higher number of effective bits, but requires three cycles to settle. The ADS1216 will operate with any one of these filters, or it can operate in an auto mode, where it will first select the Fast-Settling filter after ^a new channel is selected for two readings and will then switch to Sinc² for one reading, followed by Sinc³ from then on.

Full-Scale Range (FSR)—as with most A/D converters, the full-scale range of the ADS1216 is where **N** is the number of bits in the digital output. defined as the *input*, which produces the positive full-scale digital output minus the *input*, which produces the negative full-scale digital output. The full-scale range changes with gain setting; see Table 5.

SBAS171D–NOVEMBER 2000–REVISED SEPTEMBER 2006

 $(-1.25V$ (negative full-scale))] = 2.5V.

Least Significant Bit (LSB) Weight—this is the theoretical amount of voltage that the differential voltage at the analog input would have to change in order to observe ^a change in the output data of one least significant bit. It is computed as shown in Equation 1:

$$
LSB Weight = \frac{Full-Scale Range}{2N}
$$
 (1)

t_{DATA}—the inverse of f_{DATA}, or the period between each data output.

Table 5. Full-Scale Range vs PGA Setting

(1) With ^a 2.5V reference.

(2) The ADS1216 allows common-mode voltage as long as the absolute input voltage on A_{IN} or A_{IN} does not go below AGND or above AV_{DD}.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TEXAS INSTRUMENTS

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

www.ti.com 1-Sep-2021

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

MECHANICAL DATA

MTQF019A – JANUARY 1995 – REVISED JANUARY 1998

PFB (S-PQFP-G48) PLASTIC QUAD FLATPACK

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
	- C. Falls within JEDEC MS-026

PFB (S-PQFP-G48)

NOTES: A. All linear dimensions are in millimeters.

- **B.** This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated