

www.ti.com SBAS416D –DECEMBER 2008–REVISED AUGUST 2010

4MSPS, 24-Bit Analog-to-Digital Converter

Check for Samples: [ADS1675](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1=ads1675)

-
- dc accuracy. **• DC Accuracy:**
- -
	-
- **• Flexible Read-Only Serial Interface:**
	-
	-
-
-
- **• Supply: Analog +5V, Digital +3V**
-

-
-
-
-

¹FEATURES DESCRIPTION

²• AC Performance: The ADS1675 is a high-speed, high-precision **103dB of Dynamic Range at 4MSPS** analog-to-digital converter (ADC). Using an advanced **1** delta-sigma ($ΔΣ$) architecture, it operates at speeds **–107dB THD** up to 4MSPS with outstanding ac performance and

3ppm INL
 4uV/°C Offset Drift The ADS1675 ADC is comprised of a low-drift

modulator with out-of-range detection and a dual-path **4**m**V/°C Offset Drift** modulator with out-of-range detection and a dual-path **4ppm/°C Gain Drift programmable digital filter.** The dual filter path allows Frogrammable Digital Filter with the user to select between two post-processing filters:
User-Selectable Path:
- Low-Latency: Completely settles in 2.65µs
- Low-Latency: Completely settles in 2.65µs
applications with large **– Low-Latency: Completely settles in 2.65**m**s** applications with large instantaneous changes, such **– Wide-Bandwidth: 1.7MHz BW with flat** as a multiplexer. The Wide-Bandwidth path provides **passband be a constructed** an optimized frequency response for ac measurements with a passband ripple of less than ±0.00002dB, stop band attenuation of 86dB, and a **– Standard CMOS** bandwidth of 1.7MHz.

– Serialized LVDS The device offers two speed modes with distinct **••** interface, resolution, and feature set. In the high-speed mode the device can be set to operate at **• Out-of-Range Detection** either 4MSPS or 2MSPS. In the low-speed mode, it can be set to operate at either 1MSPS, 500KSPS, **• Power: 575mW** 250KSPS or 125KSPS.

The ADS1675 is controlled through I/O pins—there **APPLICATIONS** are no registers to program. A dedicated START pin **Figure 19 Automated Test Equipment**
 Automated Test Equipment
 Medical Imaging
 CONS START pin to begin a conversion, and then retrieve **START** pin to begin a conversion, and then retrieve **•• Scientific Instrumentation** the output data. The flexible serial interface supports data readback with either standard CMOS and LVDS **• Test and Measurement** logic levels, allowing the ADS1675 to directly connect to a wide range of microcontrollers, digital signal processors (DSPs), or field-programmable grid arrays (FPGAs).

> The ADS1675 operates from an analog supply of 5V and digital supply of 3V, and dissipates 575mW of power. When not in use, the PDWN pin can be used to power down all device circuitry. The device is fully specified over the industrial temperature range and is offered in a TQFP-64 package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at [ti.com.](http://www.ti.com)

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

ELECTRICAL CHARACTERISTICS

All specifications are at T_A = –40°C to +85°C, AVDD = 5V, DVDD = 3V, f_{CLK} = 32MHz, V_{REF} = +3V, and R_{BIAS} = 7.5k Ω , unless otherwise noted.

ELECTRICAL CHARACTERISTICS (continued)

All specifications are at T_A = –40°C to +85°C, AVDD = 5V, DVDD = 3V, f_{CLK} = 32MHz, V_{REF} = +3V, and R_{BIAS} = 7.5kΩ, unless otherwise noted.

XAS ISTRUMENTS

www.ti.com SBAS416D –DECEMBER 2008–REVISED AUGUST 2010

TERMINAL FUNCTIONS

(1) Option not available in high-speed mode.

Copyright © 2008–2010, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS416DD&partnum=ADS1675) Feedback 5

TERMINAL FUNCTIONS (continued)

(1) High-speed LVDS valid only for DRATE = 100 and DRATE = 101.

(2) Timing shown is the single-end version of the LVDS signal pairs.

Figure 1. High-Speed LVDS Data Retrieval Timing

TIMING REQUIREMENTS: High-Speed LVDS

EXAS NSTRUMENTS

SBAS416D –DECEMBER 2008–REVISED AUGUST 2010 **www.ti.com**

TIMING REQUIREMENTS: Internal SCLK

At $T_A = -40^{\circ}$ C to +85°C, and DVDD = 2.85V to 3.15V.

www.ti.com SBAS416D –DECEMBER 2008–REVISED AUGUST 2010

(3) $\overline{\text{CS}}$ may be tied low.

Figure 4. Low-Speed Mode Data Retrieval Timing with External SCLK (SCLK_SEL = 1)

TIMING REQUIREMENTS: External SCLK

At $T_A = -40^{\circ}$ C to +85°C, and DVDD = 2.85V to 3.15V.

Figure 5. START Timing

TIMING REQUIREMENTS: START

At $T_A = -40^{\circ}$ C to +85°C, and DVDD = 2.85V to 3.15V.

TYPICAL CHARACTERISTICS

All specifications are at $T_A = -40^{\circ}$ C to +85°C, AVDD = 5V, DVDD = 3V, f_{CLK} = 32MHz, V_{REF} = +3V, and R_{BIAS} = 7.5kΩ, unless otherwise noted.

[ADS1675](http://focus.ti.com/docs/prod/folders/print/ads1675.html)

www.ti.com SBAS416D –DECEMBER 2008–REVISED AUGUST 2010

TYPICAL CHARACTERISTICS (continued)

All specifications are at $T_A = -40^{\circ}$ C to +85°C, AVDD = 5V, DVDD = 3V, f_{CLK} = 32MHz, V_{REF} = +3V, and R_{BIAS} = 7.5kΩ, unless otherwise noted.

EXAS STRUMENTS

STRUMENTS

www.ti.com SBAS416D –DECEMBER 2008–REVISED AUGUST 2010

TYPICAL CHARACTERISTICS (continued)

All specifications are at $T_A = -40^{\circ}$ C to +85°C, AVDD = 5V, DVDD = 3V, f_{CLK} = 32MHz, V_{REF} = +3V, and R_{BIAS} = 7.5kΩ, unless otherwise noted.

Temperature (°C)

Figure 28. Figure 29.

90

SNR, |THD| (dBc)

SNR, THD (dBc)

TYPICAL CHARACTERISTICS (continued)

All specifications are at $T_A = -40^{\circ}$ C to +85°C, AVDD = 5V, DVDD = 3V, f_{CLK} = 32MHz, V_{REF} = +3V, and R_{BIAS} = 7.5kΩ, unless otherwise noted.

Wide Bandwidth

3 -

www.ti.com SBAS416D –DECEMBER 2008–REVISED AUGUST 2010

OVERVIEW

The ADS1675 is a 24-bit, delta-sigma (ΔΣ) A dedicated START pin allows precise conversion analog-to-digital converter (ADC). It provides control; toggle the pin to begin the conversion high-resolution measurements of both ac and dc process. The ADS1675 is configured by setting the signals and features an advanced, multi-stage analog appropriate I/O pins—there are no registers to modulator with a programmable and flexible digital program. Data are retrieved over a serial interface decimation filter. that can support either CMOS or LVDS voltage

[Figure](#page-14-0) 35 shows a block diagram of the ADS1675.

The modulator measures the differential input signal
 $V_{IN} = (AINP - AINN)$ against the differential reference
 $V_{REF} = (VREFP - VREFN)$. The digital filter receives

the modulator sign quickly, and is ideal when using a multiplexer or when A detection circuit monitors the conversions to measuring large transients. The Wide-Bandwidth path indicate when the inputs are out-of-range for an provides outstanding frequency response with very extended duration. A power-down pin (PDWN) shuts low passband ripple, a steep transition band, and off all circuitry when the ADS1675 is not in use.

large stop band attenuation. This path is well-suited
for applications that require high-resolution The device offers two speed modes with distinct
measurements of high-frequency ac signal content.
high-speed mode is enabl either 100 or 101. The rest of the DRATE configurations enable the low-speed mode.

Figure 35. Block Diagram

The ADS1675 offers outstanding noise performance perspective using [Equation](#page-15-1) 1, with peak-to-peak that can be optimized by adjusting the data rate. As the averaging is increased (thus reducing the data **ANALOG INPUTS (AINP, AINN)** rate), the noise drops correspondingly. [Table](#page-15-0) ¹ shows the noise as a function of data rate for both the The ADS1675 measures the differential signal,
Low-Latency and the Wide-Bandwidth filter paths $V_{\text{IN}} = (AINP - AINN)$, against the differential Low-Latency and the Wide-Bandwidth filter paths V_{IN} = (AINP – AINN), against the differential under the conditions shown.

[Table](#page-15-0) 1 lists some of the more common methods of
specifying noise. The dynamic range is the ratio of
the root-mean-square (RMS) value of a full-scale sine
wave to the RMS noise with the inputs shorted
together. This value to full-scale (dBFS). The input-referred noise is the Analog inputs must be driven with a differential signal
RMS value of the noise with the inputs shorted, to achieve optimum performance. The recommended RMS value of the noise with the inputs shorted, to achieve optimum performance. The recommended referred to the input of the ADS1675. The effective common-mode voltage is 2.5V. The ADS1675 number of bits (ENOB) is calculated from a dc samples the analog inputs at very high speeds. It is perspective using the formula in Equation 1, where critical that a suitable driver be used. See the full-scale range equals $2V_{REF}$. Application [Information](#page-27-0) section for recommended

$$
\ln(2)
$$

NOISE PERFORMANCE Noise-free bits specifies noise, again from a dc

EXAS

ISTRUMENTS

reference, V_{REF} = (VREFP – VREFN). The most positive measurable differential input is V_{REF} , which

common-mode voltage is 2.5V. The ADS1675. critical that a suitable driver be used. See the circuit designs.

(1) $V_{REF} = 3V$, $f_{CLK} = 32MHz$.

Table 1. Noise Performance(1)

(1)

VOLTAGE REFERENCE INPUTS CONVERSION START

The voltage reference for the ADS1675 is the conversion control. To perform a single conversion, differential voltage between VREFP and VREFN: pulse the START pin as shown in [Figure](#page-16-0) 36. The $V_{REF} = (VREFP - VREFN)$ (2) START signal is latched internally on the rising edge

A high-quality reference voltage with the appropriate continuing to hold START high after the first drive strength is essential for achieving the best conversion completes; see the digital filter performance from the ADS1675. Noise and drift on descriptions for more details on multiple conversions, the reference degrade overall system performance. because the timing depends on the filter path See the Application [Information](#page-27-0) section for reference selected. circuit examples.

It is recommended that a minimum 10μ F and 0.1μ F START pulse before the ongoing conversion ceramic bypass capacitors be used directly across completes. When an interruption occurs, the data for the reference inputs, VREFP and VREFN. These the ongoing conversion are flushed and a new
capacitors should be placed as close as possible to conversion begins. DRDY indicates that data are capacitors should be placed as close as possible to conversion begins. DRDY indicates that data are the device under test for optimal performance.

COMMON-MODE VOLTAGE (VCM)

The VCM pin outputs a voltage of AVDD/2. This pin must be bypassed with a 1µF capacitor placed close to the package pin. The VCM pin connects an external capacitor to compensate the internal amplifier; it is not intended to drive an external load.

www.ti.com SBAS416D –DECEMBER 2008–REVISED AUGUST 2010

(VREFN, VREFP) The START pin provides an easy and precise of CLK. Multiple conversions are performed by

> A conversion can be interrupted by issuing another ready for retrieval after the filter has settled, as shown in [Figure](#page-16-1) 37.

Figure 36. START Pin Used for Single Conversions

(1) See the [Low-Latency](#page-17-0) Filter and [Wide-Bandwidth](#page-20-0) Filter sections for specific values of settling time t_{SETTL} .

Figure 37. Example of Restarting a Conversion with START

In ΔΣ ADCs, the digital filter has a critical influence The Low-Latency (LL) filter provides a fast settling on device performance. The digital filter sets the response targeted for applications that need frequency response, data rate, bandwidth, and high-precision measurements with minimal latency. A settling time. Choosing to optimize some of these good example of this type of application is a features in a filter means that compromises must be multiplexer that measures multiple inputs. The faster made with other specifications. These tradeoffs the ADC settles, the faster the measurement can determine the applications for which the device is complete and the multiplexer can advance to the next best suited. **input.**

The ADS1675 offers two digital filters on-chip, and The ADS1675 LL filter supports two configurations to allows the user to direct the output data from the help optimize performance for these types of modulator to either the Wide-Bandwidth or applications. Low-Latency filter. These filters allow the user to use
one converter design to address multiple applications.
The Low Latency path filter has minimal latency or as shown in Table 3. Be sure to strobe the START The Low-Latency path filter has minimal latency or
settling time. This reduction is achieved by reducing
the bandwidth of the filter. This path is ideal for
measurements with large, quick changes on the
inputs (for example Low-Latency characteristic allows the user to cycle **Table 3. Low-Latency Pin Configurations** through the multiplexer at high speeds.

The other path provides a filter with excellent frequency response characteristics. The passband ripple is extremely small, the transition band is very steep, and there is large stop band attenuation. These characteristics are needed for high-resolution
measurements of ac signals. The tradeoff here is that
name implies, this configuration allows for the filter to settling time increases; for signal processing,
however, this increase is not generally a critical completely settle in one conversion cycle; there is no
concern.

The FPATH digital input pin sets the filter path conversion. The DRATE[2:0] digital input pins select select select select settling selection, as shown in [Table](#page-17-2) 2. Note that the START pin must be strobed after a change to the filter path configuration, as shown in [Table](#page-17-3) 4. Note that the selection or data rate. If a conversion is in process START pin must be strobed after a change to the during a
during a filter path or data rate change, the output data rate. If a conversion is in process during a data during a filter path or data rate change, the output data are not valid and should be discarded. The rate change, the output data for that conversion are

DIGITAL FILTER LOW-LATENCY DIGITAL FILTER

of information taken during only the previous not valid and should be discarded.

Table 4. Low-Latency Data Rates with Single-Cycle Settling Configuration

(1) The input signal aliases when its frequency exceeds $f_{DATA}/2$, in accordance with the Nyquist theorem.

www.ti.com SBAS416D –DECEMBER 2008–REVISED AUGUST 2010

The second configuration is fast response. The **Settling Time** DRATE[2:0] digital input pins select the data rate for
the Fast Response Configuration, as shown in
[Table](#page-18-0) 5. When selected, this configuration provides a
change in Table 4, and Table 5. The difference higher output data rate. The faster output data rate
allows for more averaging by a post-processor within
the conversions after the filter has settled from a a given time interval to reduce noise. It also provides pulse on the START pin. a faster indication of changes on the inputs when monitoring quickly-changing signals (for example, in a [Figure](#page-18-1) 38 illustrates the response of both control loop application). configurations on approximately the same time scale

exceeds $f_{DATA}/2$, in accordance with the Nyquist theorem.

in order to highlight the differences. With the **Table 5. Low-Latency Data Rates with** single-cycle settling configuration, each conversion
Fast-Response Configuration i fully settles: in other words, the conversion period fully settles; in other words, the conversion period $t_{DRDY-SCS}$ = $t_{SETTLE-LL}$. The benefit of this configuration **is its simplicity—the ADS1675 functions similar to a** $successive-approximation$ register (SAR) converter and there is no need to consider discarding partially-settled data because each conversion is fully settled.

With the fast response configuration, the data rate for conversions after initial settling is faster; that is, the conversion time is less than the settling: $t_{DRDY-FR} < t_{SETTLE-LL}$. One benefit of this configuration is a faster response to changes on the inputs, 1. The input signal aliases when its frequency is a faster response to changes on the inputs, in accordance with the Nyquist because data are supplied at a faster rate. Another advantage is better support for post-processing. For example, if multiple readings are averaged to reduce 2. For high-speed mode, the first data are unsettled. noise, the higher data rate of the fast response configuration allows this averaging to happen in less time than it requires with the single-cycle settling filter. A third benefit is the ability to measure higher input frequencies without aliasing as a result of the higher data rate.

NOTE: DRDY_{SCS} is the DRDY output with the Low-Latency single-cycle settling configuration. DRDY_{FR} is the DRDY output with the Low-Latency fast-response settling configuration.

Figure 38. Low-Latency Single-Cycle Settling and Fast-Response Configuration Conversion Timing

It is important to note, however, that the absolute settling time of the Low-Latency path does not change when using the fast response configuration. Changes on the input signal during conversions after the initial settling require multiple cycles to fully settle. To help illustrate this requirement, consider a change on the inputs as shown in [Figure](#page-19-0) 42, where START is assumed to have been taken high before the input voltage was changed.

The readings after a step change in the input is settled as shown in [Figure](#page-19-1) 39 for all different data rates.

Figure 39. Step Response for Low-Latency Filter with Fast-Response Configuration

Frequency Response

[Figure](#page-19-2) 40 shows the frequency response for the Low-Latency **Figure 41. Extended Frequency Response of** filter path normalized to the output data rate, f_{DATA}. The overall frequency response repeats at the modulator sampling rate, which is the same as the input clock frequency. [Figure](#page-19-3) 41 shows the response with the fastest data rate selected (4 MSPS when $f_{CLK} = 32 MHz$).

Figure 40. Frequency Response of Low-Latency Filter in Fast-Response Configuration

NOTE: START pin held high previous to change on analog inputs.

(1) Refer to [Figure](#page-19-1) 39 for other modes.

Figure 42. Settling Example with the Low-Latency Filter in Fast-Response Configuration

www.ti.com SBAS416D –DECEMBER 2008–REVISED AUGUST 2010

Phase Response

The Low-Latency filter uses a multiple-stage, linear-phase digital filter. Linear phase filters exhibit constant delay time versus input frequency (also know as constant group delay). This feature of linear phase filters means that the time delay from any instant of the input signal to the corresponding same instant of the output data is constant and independent of the input signal frequency. This behavior results in essentially zero phase error when measuring multi-tone signals.

WIDE-BANDWIDTH FILTER

The Wide-Bandwidth (WB) filter is well-suited for measuring high-frequency ac signals. This digital filter **Figure 43. Frequency Response of** offers excellent passband and stop band **Wide-Bandwidth Filter** characteristics.

The DRATE $[2:0]$ digital input pins select from the four data rates available with the WB filter, as shown in [Table](#page-20-1) 6. Note that the START pin must be strobed after a change to the data rate. If a conversion is in process during a data rate change, the output data for that conversion are not valid and should be discarded.

While using the Wide-Bandwidth filter path, the LL_CONFIG pin must be set to logic high. Setting LL CONFIG low forces the ADS1675 to switch to a low-latency filter path, overriding the FPATH pin.

Table 6. Wide-Bandwidth Data Rates

1. The input signal aliases when its frequency exceeds $f_{DATA}/2$, in accordance with the Nyquist theorem.

Frequency Response

[Figure](#page-20-2) 43 shows the frequency response for the Wide-Bandwidth filter path normalized to the output data rate, f_{DATA} . [Figure](#page-20-3) 44 shows the passband ripple, and the transition from passband to stop band is illustrated in [Figure](#page-20-4) 45. These three plots are valid for all of the data rates available on the ADS1675. Simply substitute the selected data rate to express **Figure 45. Transition Band Response for** the x-axis in absolute frequency.

**Figure 44. Passband Response for
Wide-Bandwidth Filter**

The overall frequency response repeats at the **Settling Time** modulator sampling rate, which is the same as the
input clock frequency. [Figure](#page-21-1) 46 shows the response
with the fastest data rate selected (4 MSPS when f_{CLK} = 32MHz).

Figure 46. Extended Frequency Response of Wide-Bandwidth Path

Phase Response

The Wide-Bandwidth filter uses a multiple-stage, linear-phase digital filter. Linear phase filters exhibit

constant delay time versus input frequency (also

know as *constant group delay*). This feature means
 Example 19 and Filter

Wide-Bandwidth Filter that the time delay from any instant of the input signal to the corresponding same instant of the output data is constant and independent of the input signal frequency. This behavior results in essentially zero phase error when measuring multi-tone signals.

filter, the settling time is larger than the conversion time: $t_{\text{SETTLE-WB}}$ > $t_{\text{DRDY-WB}}$. Instantaneous steps on the input require multiple conversions to settle if START is not pulsed. [Figure](#page-21-2) 47 shows the settling response with the x-axis normalized to conversions or data-ready cycles. The output is fully settled after 55 data-ready cycles.

Figure 48. START Pin Used for Multiple Conversions with Wide-Bandwidth Filter Path

The OTRA signal is triggered when the analog input for the serial interface. This high-speed clock enables
to the modulator exceeds the positive or the negative all 23-bit output data to be shifted out at the high data to the modulator exceeds the positive or the negative all 23-bit output data to be shifted out at the high data
full-scale range, as shown in Figure 49. This signal is a rate. The DRDY pulse in this case is three serial full-scale range, as shown in $Figure 49$ $Figure 49$. This signal is triggered synchronous to CLK and returns low when clocks wide. The on-chip PLL can lock to input clocks the input becomes within range. The falling edge of ranging from 8MHz to 32MHz. To conserve power,
OTRA is synchronized with the falling edge of DRDY. Ithe PLL is enabled only in the high-speed modes. OTRA is synchronized with the falling edge of DRDY. Ithe PLL is enabled only in the high-speed modes.
OTRA can be used in feedback loops to correct input After power up as well as after the CLK signal is OTRA can be used in feedback loops to correct input After power up as well as after the CLK signal is over ranged, and when over range conditions quicker instead of waiting for

over-range conditions quickly. The state of the lock is complete. Disregard the data associated with

The ADS1675 offers a flexible and easy-to-use, read-only serial interface designed to connect to a
wide range of digital processors, including DSPs are registers to program. Connect the I/O pins to the wide range of digital processors, including DSPs, the registers to program. Connect the I/O pins to the microcontrollers and FPGAs, in the low-speed appropriate level to set the desired function. microcontrollers, and FPGAs. In the low-speed appropriate level to set the desired function.
modes (DRATE = 000 to 011) the ADS1675 serial Whenever changing the digital I/O pins that control modes (DRATE = 000 to 011) the ADS1675 serial and Whenever changing the digital I/O pins that control modes (DRATE pulse) interface can be configured to support either standard and the ADS1675, be sure to issue a START pu interface can be configured to support either standard the ADS1675, be sure to issue a START pulse
CMOS, voltage, swipps, or low-voltage differential immediately after the change in order to latch the new CMOS voltage swings or low-voltage differential immediately immediately after the change in order to lates. swings (LVDS). In addition, when using standard CMOS voltage swings, SCLK can be internally or externally generated.

OTRA, OTRD FUNCTIONS The high-speed modes (DRATE = 100, 101) are
The high-speed LVDS interface mode only. The ADS1675 provides two out-of-range pins (OTRD,

OTRA) that can be used in feedback loops to set the

dynamic range of the input signal.

The state of the LVDS pin and the SCLK_SEL are

to multiply the input clock (CLK) the digital filter to settle.
The digital filter to settle.
The PLL needs at least $t_{LPLLSTL}$ to lock on and The OTRD function is triggered when the output code
of the digital filter exceeds the positive or negative
full-scale range. OTRD goes high on the rising edge
of DRDY. When the digital output code returns within
the full-s rising edge of DRDY. OTRD returns low on the next
rising edge of DRDY. OTRD can also be used when continuous clock that is three times the frequency of
small out-of-range input glitches must be ignored. CLK. The device giv OTRA can be used in feedback loops to correct input of the status of the START signal) to indicate that the this DRDY pulse. After this DRDY pulse, it is **SERIAL INTERFACE INTERFACE INTERFACE INTERFACE INTERFACE INTERFACE INTERFACE** before starting to capture data.

Figure 49. OTRA Signal Trigger

When the LVDS pin is set to '0', the ADS1675
outputs are LVDS TIA/EIA-644A compliant. The data
out, shift clock, and data ready signals are output on
the differential pairs of pins DOUT/DOUT,
SCLK/SCLK, and DRDY/DRDY, resp voltage on the outputs is centered on 1.2V and
swings approximately 350mV differentially. For more
information on the LVDS interface, refer to the **SCLK_SEL)** document [Low-Voltage](http://www.ti.com/lit/pdf/slla014) Differential Signaling (LVDS) The serial shift clock SCLK is used to shift out the Data Cutout
Design Notes (literature number SLLA014) available conversion data. MSB first, onto the Data Output [Design](http://www.ti.com/lit/pdf/slla014) Notes (literature number [SLLA014](http://www.ti.com/lit/pdf/SLLA014)) available conversion data, MSB first, onto the Data Output for download at www.ti.com.

When the $\overline{\text{LVDS}}$ pin is set to '1', the ADS1675 externally-generated shift clock. In this case, the outputs are CMOS-compliant and swing from rail to $\overline{\text{SCLK}}$ pin enters a high-impedance state. When outputs are CMOS-compliant and swing from rail to SCLK pin enters a high-impedance state. When rail. The data out and data ready signals are output SCLK_SEL is set to '0', the SCLK and SCLK pins are rail. The data out and data ready signals are output on the differential pairs of pins DOUT/DOUT and configured as outputs, and the shift clock is
DRDY/DRDY, respectively. Note that these are the generated internally using the master clock input DRDY/DRDY, respectively. Note that these are the generations used to output LVDS signals when the (CLK) . same pins used to output LVDS signals when the LVDS pin is set to '0'. DOUT and DRDY are

See the *[Serial](#page-23-0) Shift Clock* section for a description of be left floating; it must be tied high or low.
the SCLK and SCLK pins.
Table 7 summarizes the supported is

configurations for the ADS1675. **DATA OUTPUT (DOUT, DOUT)**

Data are output serially from the ADS1675, MSB first, **on the DOUT and DOUT pins. When LVDS signal** swings are used, these two pins act as a differential pair to produce the LVDS-compatible differential output signal. When CMOS signal swings are used, the DOUT pin is the complement of DOUT. If DOUT is not used, it should be left floating.

DATA READY (DRDY, DRDY)

Data ready for retrieval are indicated on the DRDY share a serial bus. When \overline{CS} is inactive (high), the and DRDY pins. When LVDS signal swings are used, serial interface is reset and the data output pins and DRDY pins. When LVDS signal swings are used, serial interface is reset and the data output pins these two pins act as a differential pair to produce the \overline{D} DOUT and \overline{D} DOUT enter a high-impedance state LVDS-compatible differential output signal. When SCLK is internally generated; the SCLK and SCLK
CMOS signal swings are used, the DRDY pin is the output pins also enter a high-impedance state when CMOS signal swings are used, the DRDY pin is the output pins also enter a high-impedance state when complement of DRDY. If one of the data ready pins is \overline{CS} is inactive. The DRDY and \overline{DRDY} outputs are not used when CMOS swings are selected, it should always active. regardless of the state of the \overline{CS} not used when CMOS swings are selected, it should always active, regardless of the state of the $\overline{\text{CS}}$ be left floating.

USING LVDS OUTPUT SWINGS The DRDY pulse is the primary indicator from the

pins. Either an internally- or externally-generated shift When using LVDS, SCLK must be internally clock can be selected using the SCLK_SEL pin. If
generated. The states of SCLK_SEL pin is ignored. SCLK_SEL is set to '0', a free-running shift clock is
Do not leave these pins floa **USING CMOS OUTPUT SWINGS** If SCLK_SEL is set to '1' and LVDS is set to '1', the **SCLK** pin is configured as an input to accept an

EVDS pin is set to 0. DOOT and DRDT are
complementary outputs provided for convenience.
When not in use, these pins should be left floating.
When not in use, these pins should be left floating.
state of SCLK_SEL. In this c

[Table](#page-23-1) 7 summarizes the supported serial clock

CHIP SELECT (CS)

The chip select input (\overline{CS}) allows multiple devices to DOUT and DOUT enter a high-impedance state. output. \overline{CS} may be permanently tied low when the outputs do not share a bus.

INSTRUMENTS

Texas

www.ti.com SBAS416D –DECEMBER 2008–REVISED AUGUST 2010

In the low-speed modes, the ADS1675 outputs 24
bits of data in twos complement format. A positive
full-scale input produces an output code of 7FFFFFh,
and the negative full-scale input produces an output
code of 800000h. the positive full-scale value of V_{REF}, the output clips to **SYNCHRONIZING MULTIPLE ADS1675s**
all 7FFFFFh. Likewise, when the input is negative **SYNCHRONIZING MULTIPLE ADS1675s** out-of-range by going below the negative full-scale The START pin should be applied at power-up and value of $-V_{\text{REF}}$, the output clips to 800000h.

1. Excludes effects of noise, INL, offset and gain filter has fully settled. errors.

In the high-speed modes, the ADS1675 has 23 bits of resolution. The 24th bit in these modes is held low.

CLOCK INPUT (CLK)

The ADS1675 requires an external clock signal to be applied to the CLK input pin. The sampling of the modulator is controlled by this clock signal. As with any high-speed data converter, a high-quality clock is essential for optimum performance. Crystal clock oscillators are the recommended CLK source; other sources, such as frequency synthesizers, are usually inadequate. Make sure to avoid excess ringing on the CLK input; keep the trace as short as possible.

For best performance, the CLK duty cycle should be very close to 50%. The rise and fall times of the clock should be less than 1ns and clock amplitude should be equal to AVDD.

DATA FORMAT Measuring high-frequency, large amplitude signals

resets the ADS1675 filters. START begins the conversion process, and the START pin enables **Simultaneous sampling with multiple ADS1675s in** multichannel systems. All devices to be synchronized M must use a common CLK input.

It is recommended that the START pin be aligned to the falling edge of CLK to ensure proper synchronization because the START signal is internally latched by the ADS1675 on the rising edge of CLK.

With the CLK inputs running, pulse START on the falling edge of CLK, as shown in [Figure](#page-24-1) 50. Afterwards, the converters operate synchronously with the DRDY outputs updating simultaneously. After synchronization, DRDY is held high until the digital

Figure 50. Synchronizing Multiple Converters

An external resistor connected between the RBIAS

pin and the analog ground sets the analog current

level, as shown in [Figure](#page-12-0) 51. The current is inversely

proportional to the resistor value. Figure 24 to

proportional to [Figure](#page-12-1) 26 (in the Typical [Characteristics](#page-9-0)) show power After the reference has stabilized, allow for the and typical performance at values of R_{BIAS} for modulator and digital filter to settle before retrieving different CLK frequencies. Notice that the analog data different CLK frequencies. Notice that the analog current can be reduced when using a slower frequency CLK input because the modulator has **POWER SUPPLIES**

Figure 51. External Resistor Used to Set Analog Power Dissipation (Depends on f_{CLK} **)**

ANALOG POWER DISSIPATION including the voltage reference. To minimize the

parallel to $R_{B|AS}$, because this additional capacitance
interferes with the internal circuitry used to set the
biasing.
Interferes with the internal circuitry used to set the
biasing.
Interferes with the internal circui capacitor be placed as close to each supply pin as possible. AVDD must be very clean and stable in order to achieve optimum performance from the device.

> Connect each supply-pin bypass capacitor to the associated ground. Each main supply bus should also be bypassed with a bank of capacitors from 47μ F to 0.1μ F. [Figure](#page-26-0) 52 illustrates the recommended method for ADS1675 power-supply decoupling.

Power-supply pins 53 and 54 are used to drive the internal clock supply circuits and, as such, are very noisy. It is highly recommended that the traces from **POWER DOWN (PDWN)** these pins not be shared or run close to any of the When not in use, the ADS1675 can be powered down
by taking the PDWN pin low. All circuitry shuts down, These pins should be well-decoupled, using a 0.1µF
consider also the the site and immediately ceramic capacitor close to the pins, and immediately terminated into power and ground planes.

www.ti.com SBAS416D –DECEMBER 2008–REVISED AUGUST 2010

Figure 52. Power-Supply Decoupling

Texas **INSTRUMENTS**

APPLICATION INFORMATION

- 1. **Power Supplies:** The device requires two power purpose. Route the analog inputs tracks (AINP, voltage spikes (such as relays, LED display
drivers, etc.). If a switching power-supply source

The Component Placement: Place the power surf
- 2. **Ground Plane:** A single ground plane connecting the small-value ceramic capacitors. connect the grounds together at the converter. components.
- 3. **Digital Inputs:** Source terminate the digital inputs
to the device with 50Ω series resistors. The resistors should be placed close to the driving
end of the digital source (oscillator, logic gates, $\overline{ADS1675}$. DSP, etc.). These resistors help reduce ringing on the digital lines, which may lead to degraded ADC performance.
- 4. **Analog/Digital Circuits:** Place analog circuitry (input buffer, reference) and associated tracks together, keeping them away from digital circuitry (DSP, microcontroller, logic). Avoid crossing digital tracks across analog tracks to reduce noise coupling and crosstalk.
- 5. **Reference Inputs:** The ADS1675 reference input has 400Ω across VREFP and VREFN. The driving amplifier must source current for this static current, as well as dynamic switching current as a result of the 32MHz clock. The reference driving amplifier should be ready to source at least 10.5mA.
- To obtain the specified performance from the the specified performance from the differentially to achieve specified ADS1675, the following layout and component quidelines should be considered.

guidelines should be conside supplies for operation: DVDD and AVDD. A very AINN) as a pair from the buffer to the converter
clean and stable AVDD supply is needed to surving short direct tracks and away from digital clean and stable AVDD supply is needed to using short, direct tracks and away from digital
chieve optimal performance from the device. For tracks A 750pF capacitor should be used directly achieve optimal performance from the device. For tracks. A 750pF capacitor should be used directly
both supplies, use a 10μF tantalum capacitor, a cross the analog input pins. AINP and AINN, A both supplies, use a 10 μ F tantalum capacitor, across the analog input pins, AINP and AINN. A bypassed with a 0.1 μ F ceramic capacitor, placed and pow-k dielectric (such as COG or film type) should bypassed with a 0.1µF ceramic capacitor, placed low-k dielectric (such as COG or film type) should
close to the device pins. Alternatively, a single low-used to maintain low THD. Capacitors from close to the device pins. Alternatively, a single be used to maintain low THD. Capacitors from
10µF ceramic capacitor can be used. The each analog input to ground should be used 10μ F ceramic capacitor can be used. The each analog input to ground should be used.
supplies should be relatively free of noise and They should be no larger than $1/10$ the size of supplies should be relatively free of noise and They should be no larger than 1/10 the size of should not be shared with devices that produce the difference capacitor (typically 100pF) to the difference capacitor (typically 100pF) to
	- divers, etc.). If a switching power-supply source
is used, the voltage ripple should be low (less
than 2mV). The power supplies may be
sequenced in any order.
Sequenced in any order.
Sequenced in any order.
Sequenced in an both AGND and DGND pins can be used. If Surface-mount components are recommended to separate digital and analog grounds are used, avoid the higher inductance of leaded

Figure 55. Basic Single-Ended Input Signal Interface

RUMENTS

www.ti.com SBAS416D –DECEMBER 2008–REVISED AUGUST 2010

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ form page numbers in the current version.

Changes from Revision C (September 2009) to Revision D Page • Changed 115dB to 86dB in second paragraph of Description section ... [1](#page-0-0) Changed AC Performance, Total harmonic distortion $(f_{DATA} = 4MSPS)$ typical specifiaction in Electrical Characteristics table ... [3](#page-2-0) • Changed Digital Filter Characteristics (Wide-Bandwidth Path), Stop band attentuation typical specification in Electrical Characteristics table .. [3](#page-2-1) • Added footnote 2 to [Figure](#page-6-0) 1 .. [7](#page-6-1) • Updated [Figure](#page-7-0) 3 .. [8](#page-7-1) • Changed description of tDRSCLK parameter in internal SCLK timing requirements table ... [8](#page-7-2) • Changed description of tLSCLK parameter in internal SCLK timing requirements table ... [8](#page-7-3) • Deleted footnote 1 from [Figure](#page-8-0) 5 .. [9](#page-8-1) • Changed the description of the Common-Mode Voltage section ... [17](#page-16-2) • Added description of 24th bit to Data Format section .. [25](#page-24-2) • Changed description of the Reference Inputs guidline in Application Information section ... [28](#page-27-1)

www.ti.com 10-Dec-2020

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

TEXAS INSTRUMENTS

www.ti.com 5-Jan-2022

PACKAGE MATERIALS INFORMATION

TRAY

Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

MECHANICAL DATA

MTQF006A – JANUARY 1995 – REVISED DECEMBER 1996

PAG (S-PQFP-G64) PLASTIC QUAD FLATPACK

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

LAND PATTERN DATA

Β. This drawing is subject to change without notice.

- С. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

LAND PATTERN DATA

Β. This drawing is subject to change without notice.

- С. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated