









CD54HCT573, CD74HCT573 - FEBRUARY 2001 - REVISED JUNE 2022

CDx4HCT573 Octal Transparent D-Type Latches With 3-State Outputs

1 Features

- 4.5-V to 5.5-V V_{CC} operation
- Wide operating temperature range of −55°C to 125°C
- Balanced propagation delays and transition times
- Standard outputs drive up to 10 LS-TTL loads
- Significant power reduction compared to LS-TTL Logic ICs
- Inputs are TTL-voltage compatible


2 Description

The 'HCT573 devices are octal transparent D-type latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

Device Information

| PART NUMBER | PACKAGE ⁽¹⁾ | BODY SIZE (NOM) |
|---------------|------------------------|--------------------|
| CD74HCT573M | SOIC (20) | 12.80 mm × 7.50 mm |
| CD74HCT573DBR | SSOP (20) | 7.20 mm × 5.30 mm |
| CD74HCT573E | PDIP (20) | 25.40 mm × 6.35 mm |
| CD54HCT573F | CDIP (20) | 26.92 mm × 6.92 mm |

For all available packages, see the orderable addendum at the end of the data sheet.



To Seven Other Channels

Functional Block Diagram



Table of Contents

| 1 Features | .1 | 7.1 Overview | 7 |
|---|----|--|----------------|
| 2 Description | .1 | 7.2 Functional Block Diagram | <mark>7</mark> |
| 3 Revision History | 2 | 7.3 Device Functional Modes | 7 |
| 4 Pin Configuration and Functions | | 8 Power Supply Recommendations | 8 |
| 5 Specifications | | 9 Layout | |
| 5.1 Absolute Maximum Ratings | 4 | 9.1 Layout Guidelines | 8 |
| 5.2 Recommended Operating Conditions ⁽¹⁾ | 4 | 10 Device and Documentation Support | |
| 5.3 Thermal Information | .4 | 10.1 Receiving Notification of Documentation Updates | 9 |
| 5.4 Electrical Characteristics | .5 | 10.2 Support Resources | 9 |
| 5.5 Timing Requirements | .5 | 10.3 Trademarks | 9 |
| 5.6 Switching Characteristics | .5 | 10.4 Electrostatic Discharge Caution | 9 |
| 5.7 Operating Characteristics | 5 | 10.5 Glossary | 9 |
| 6 Parameter Measurement Information | 6 | 11 Mechanical, Packaging, and Orderable | |
| 7 Detailed Description | .7 | Information | 9 |
| | | | |
| | | | |

3 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (January 2022) to Revision E (June 2022)


Page

Changes from Revision C (May 2004) to Revision D (January 2022)

Page



4 Pin Configuration and Functions



J, DB, N, or DW Package 20-Pin CDIP, SSOP, PDIP, SOIC Top View



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | | | MIN | MAX | UNIT |
|------------------|---|-----------------------------|------|-----|------|
| V _{CC} | Supply voltage range | | -0.5 | 7 | V |
| I _{IK} | Input clamp current ⁽²⁾ | $V_I < 0$ or $V_I > V_{CC}$ | | ±20 | mA |
| I _{OK} | Output clamp current ⁽²⁾ | $V_O < 0$ or $V_O > V_{CC}$ | | ±20 | mA |
| Io | Continuous output drain current per output | $V_O = 0$ to V_{CC} | | ±35 | mA |
| Io | Continuous output source or sink current per output | $V_O = 0$ to V_{CC} | | ±25 | mA |
| | Continuous current through V _{CC} or GND | · | | ±50 | mA |
| TJ | Junction temperature | | | 150 | °C |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Recommended Operating Conditions(1)

| | | T _A = 25 | T _A = 25°C | | to 125°C | T _A = -40°C to 85°C | | UNIT |
|-----------------|------------------------------------|---------------------|-----------------------|-----|-----------------|--------------------------------|-----------------|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | |
| V _{CC} | Supply voltage | 4.5 | 5.5 | 4.5 | 5.5 | 4.5 | 5.5 | V |
| V _{IH} | High-level input voltage | 2 | | 2 | | 2 | | V |
| V _{IL} | Low-level input voltage | | 0.8 | | 0.8 | | 0.8 | V |
| VI | Input voltage | | V _{CC} | | V _{CC} | | V _{CC} | V |
| Vo | Output voltage | | V _{CC} | | V _{CC} | | V _{CC} | V |
| Δt/Δν | Input transition rise or fall rate | | 500 | | 500 | | 500 | ns |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

5.3 Thermal Information

| | | DW (SOIC) | DB (SSOP) | N (PDIP) | |
|-----------------------|---|-----------|-----------|----------|------|
| THERMAL I | METRIC | 20 PINS | 20 PINS | 20 PINS | UNIT |
| R _{θJA} | Junction-to-ambient thermal resistance ⁽¹⁾ | 109.1 | 122.7 | 84.6 | °C/W |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | 76 | 81.6 | 72.5 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 77.6 | 77.5 | 65.3 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 51.5 | 46.1 | 55.3 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 77.1 | 77.1 | 65.2 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | N/A | N/A | N/A | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



5.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TESTCO | NDITIONS | V _{cc} | T _A = 25 | T _A = 25°C | | T _A = −55°C to 125°C | | T _A = -40°C to 85°C | | |
|--|------------------------------|----------------------------|-------------------|---------------------|-----------------------|-----|------------------------------------|------|--------------------------------|----|--|
| | | | | MIN | MAX | MIN | MAX | MIN | MAX | | |
| V _{OH} | $V_I = V_{IH}$ or V_{IL} | I _{OH} = -20 μA | 4.5 V | 4.4 | | 4.4 | | 4.4 | | V | |
| V OH | VI - VIH OI VIL | $I_{OH} = -6 \text{ mA}$ | 4.5 V | 3.98 | | 3.7 | | 3.84 | | • | |
| V_{OL} $V_{I} = V_{IH} \text{ or } V_{IL}$ | I _{OL} = 20 μA | 4.5 V | | 0.1 | | 0.1 | | 0.1 | V | | |
| | VI - VIH OI VIL | I _{OL} = 6 mA | 4.5 V | | 0.26 | | 0.4 | | 0.33 | | |
| l ₁ | $V_I = V_{CC}$ or 0 | | 5.5 V | | ±0.1 | | ±1 | | ±1 | μA | |
| l _{OZ} | $V_O = V_{CC}$ or 0 | | 5.5 V | | ±0.5 | | ±10 | | ±5 | μA | |
| I _{CC} | $V_I = V_{CC}$ or 0, $I_O =$ | = 0 | 5.5 V | | 8 | | 160 | | 80 | μA | |
| | OE input held at | V _{CC} - 2.1 V | 4.5 V to 5.5 V | | 450 | | 612.5 | | 562.5 | μА | |
| ΔI _{CC} ⁽¹⁾ | Any D input held | at V _{CC} – 2.1 V | 4.5 V to 5.5 V | | 108 | | 147 | | 135 | μA | |
| | LE input held at \ | / _{CC} – 2.1 V | 4.5 V to 5.5 V | | 234 | | 318.5 | | 292.5 | μА | |
| C _i | | | | | 10 | | 10 | | 10 | pF | |
| Co | | | | | 20 | | 20 | | 20 | pF | |

⁽¹⁾ Additional quiescent supply current per input pin, TTL inputs high, 1 unit load. For dual-supply systems, theoretical worst-case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

5.5 Timing Requirements

over recommended operating free-air temperature range, V_{CC} = 4.5 V (unless otherwise noted) (see Figure 6-1)

| | | T _A = 25° | ,C | T _A = -55°C | to 125°C | T _A = -40°C to 85°C | | UNIT |
|-----------------|------------------------------|----------------------|-----|------------------------|----------|--------------------------------|-----|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
| t _w | Pulse duration, LE high | 16 | | 24 | | 20 | | ns |
| t _{su} | Setup time, data before LE ↓ | 13 | | 20 | | 16 | | ns |
| t _h | Hold time, data after LE ↓ | 10 | | 15 | | 13 | | ns |

5.6 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} =4.5 V (unless otherwise noted) (see Figure 6-1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | LOAD CAPACITANCE | T _A = 25 | °C | T _A = −55°C to 125°C | T _A = -40°C to 85°C | UNIT |
|------------------|-----------------|----------------|------------------------|---------------------|-----|------------------------------------|--------------------------------|------|
| | (IIVFOT) | (001701) | CAPACITANCE | MIN | MAX | MIN MAX | MIN MAX | |
| | D | 0 | C = 50 pE | | 35 | 53 | 44 | no |
| t _{pd} | LE | Q | $C_L = 50 \text{ pF}$ | | 35 | 53 | 44 | ns |
| t _{en} | ŌĒ | Q | C _L = 50 pF | | 35 | 53 | 44 | ns |
| t _{dis} | ŌĒ | Q | C _L = 50 pF | | 35 | 53 | 44 | ns |
| t _t | | Q | C _L = 50 pF | | 12 | 18 | 15 | ns |


5.7 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C

| | PARAMETER | TYP | UNIT |
|-----------------|-------------------------------|-----|------|
| C _{pd} | Power dissipation capacitance | 53 | pF |



6 Parameter Measurement Information



- A. C_L includes probe and test-fixture capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 6 ns, t_f = 6 ns.
- D. For clock inputs, f_{msx} is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time, with one input transition per measurement.
- F. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- G. t_{PZL} and t_{PZH} are the same as t_{en}.
- H. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 6-1. Load Circuit and Voltage Waveforms

7 Detailed Description

7.1 Overview


The 'HCT573 devices are octal transparent D-type latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

 $\overline{\text{OE}}$ does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

7.2 Functional Block Diagram



To Seven Other Channels

7.3 Device Functional Modes

Table 7-1. Function Table (each latch)

| | OUTPUT Q | | |
|----|----------|---|----------------|
| ŌĒ | LE | D | OUTFUT |
| L | Н | Н | Н |
| L | Н | L | L |
| L | L | Х | Q ₀ |
| Н | Х | Х | Z |



8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 13-Jul-2022

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|---------------------|-------------------------------|--------------------|--------------|---------------------------------|---------|
| 5962-8685601RA | ACTIVE | CDIP | J | 20 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-8685601RA CD54HCT573F3A | Samples |
| CD54HCT573F | ACTIVE | CDIP | J | 20 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | CD54HCT573F | Samples |
| CD54HCT573F3A | ACTIVE | CDIP | J | 20 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 5962-8685601RA CD54HCT573F3A | Samples |
| CD74HCT573DBR | ACTIVE | SSOP | DB | 20 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HK573 | Samples |
| CD74HCT573E | ACTIVE | PDIP | N | 20 | 20 | RoHS & Non-Green | NIPDAU | N / A for Pkg Type | -55 to 125 | CD74HCT573E | Samples |
| CD74HCT573EE4 | ACTIVE | PDIP | N | 20 | 20 | TBD | Call TI | Call TI | -55 to 125 | | Samples |
| CD74HCT573M | ACTIVE | SOIC | DW | 20 | 25 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT573M | Samples |
| CD74HCT573M96 | ACTIVE | SOIC | DW | 20 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT573M | Samples |
| CD74HCT573M96G4 | ACTIVE | SOIC | DW | 20 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | HCT573M | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM

www.ti.com 13-Jul-2022

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HCT573, CD74HCT573:

Catalog : CD74HCT573

Military: CD54HCT573

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| CD74HCT573DBR | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| CD74HCT573M96 | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |

www.ti.com 9-Aug-2022



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CD74HCT573DBR | SSOP | DB | 20 | 2000 | 356.0 | 356.0 | 35.0 |
| CD74HCT573M96 | SOIC | DW | 20 | 2000 | 367.0 | 367.0 | 45.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| CD74HCT573E | N | PDIP | 20 | 20 | 506 | 13.97 | 11230 | 4.32 |
| CD74HCT573M | DW | SOIC | 20 | 25 | 507 | 12.83 | 5080 | 6.6 |



SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated