











SLLS781D - FEBRUARY 2007 - REVISED NOVEMBER 2014

**CDCL1810** 

# CDCL1810 1.8-V, 10 Output, High-Performance Clock Distributor

#### **Features**

- Single 1.8-V Supply
- High-Performance Clock Distributor with 10 Outputs
- Low Input-to-Output Additive Jitter: as Low as 10fs RMS
- **Output Group Phase Adjustment**
- Low-Voltage Differential Signaling (LVDS) Input, 100- $\Omega$  Differential On-Chip Termination, up to 650 MHz Frequency
- Differential Current Mode Logic (CML) Outputs, 50-Ω Single-Ended On-Chip Termination, up to 650 MHz Frequency
- Two Groups of Five Outputs Each with Independent Frequency Division Ratios
- Output Frequency Derived with Divide Ratios of 1, 2, 4, 5, 8, 10, 16, 20, 32, 40, and 80
- Meets ANSI TIA/EIA-644-A-2001 LVDS Standard Requirements
- Power Consumption: 410 mW Typical
- Output Enable Control for Each Output and Automatic Output Synchronization
- SDA/SCL Device Management Interface
- 48-pin VQFN (RGZ) Package
- Industrial Temperature Range: -40°C to +85°C

### **Applications**

- Distribution for High-Speed SERDES
- Distribution of SERDES Reference Clocks for 1G/10G Ethernet, 1X/2X/4X/10X Fibre Channel, PCI Express, Serial ATA, SONET, CPRI, OBSAI,
- Up to 1-to-10 Clock Buffering and Fan-out

### 3 Description

CDCL1810 is a high-performance clock distributor. The programmable dividers, P0 and P1, give a high flexibility to the ratio of the output frequency to the input frequency:  $F_{OUT} = F_{IN}/P$ , where: P (P0,P1) = 1, 2, 4, 5, 8, 10, 16, 20, 32, 40,

The CDCL1810 supports one differential LVDS clock input and a total of 10 differential CML outputs. The CML outputs are compatible with LVDS receivers if they are ac-coupled.

With careful observation of the input voltage swing and common-mode voltage limits, the CDCL1810 can support a single-ended clock input as outlined in *Pin* Configuration and Functions.

All device settings are programmable through the SDA/SCL, serial two-wire interface. The serial interface is 1.8V tolerant only.

The phase of one output group relative to the other can be adjusted through the SDA/SCL interface. For post-divide ratios (P0, P1) that are multiples of 5, the total number of phase adjustment steps (n) equals the divide-ratio divided by 5. For post-divide ratios (P0, P1) that are not multiples of 5, the total number of steps (n) is the same as the post-divide ratio. The phase adjustment step ( $\Delta\Phi$ ) in time units is given as:  $\Delta \Phi = 1/(n \times F_{OUT})$ , where  $F_{OUT}$  is the respective output frequency.


The device operates in a 1.8-V supply environment and is characterized for operation from -40°C to +85°C. The CDCL1810 is available in a 48-pin VQFN (RGZ) package.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CDCL1810	VQFN (48)	7.00 mm × 7.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

# **Functional Block Diagram**





Ta	h	Ωf	$C_{\Delta}$	nte	nte
ıα	v	OI.	CU	HLE	HLS

1	Features 1		9.1 Overview	10
2			9.2 Functional Block Diagrams	
2 3 4 5 6 7	Applications 1 Description 1 Functional Block Diagram 1 Revision History 2 Device Comparison Table 3 Pin Configuration and Functions 4	10	9.3 Feature Description	11 12 12 13
8	Specifications       6         8.1 Absolute Maximum Ratings       6         8.2 Handling Ratings       6         8.3 Recommended Operating Conditions       6         8.4 Thermal Information       6	11 12	10.1 Application Information	22 22 22
9	8.5 DC Electrical Characteristics		Device and Documentation Support	25 25 25
			Information	25

## 5 Revision History

### Changes from Revision C (September 2014) to Revision D

Page

•	Changed the following values in <i>AC Electrical Characteristics</i> for Additive clock output jitter (J <sub>OUT</sub> ): 188 to 180, 480 to 348, 514 to 338, 257 to 175, 500 to 347, 570 to 388, 27 to 41, 66 to 36, 72 to 42, 12 to 48, 23 to 33, 27 to 39, 3	
	to 0.7	7
•	Updated Figure 8	21
•	Added Detailed Design Procedure text	21
•	Updated images for Figure 9 and Figure 10	22

### Changes from Revision B (March 2011) to Revision C

Page

•	Added, updated, or renamed the following sections: Device Information Table, Application and Implementation; Power Supply Recommendations; Layout; Device and Documentation Support; Mechanical, Packaging, and Ordering Information	1
•	Added "and Automatic Output Synchronization" in Features.	
	Deleted "Clock Synthesis" and "Synthesis" from Applications	
•	Added Output Enable/Disable to Feature Description section	1
•	Added Figure 5 to Feature Description	1

#### Changes from Revision A (March 2007) to Revision B

Page

•	Changed the Decscription paragraph starting with "All deviceinterface"	1
•	Added Thermal Information table	2
•	Changed The Description of row SCL in the Pin Function table: added "SCL tolerated 1.8V on the input only."	5
•	Changed The Description of row SDA in the Pin Function table: added "SCD tolerates 1.8V on the input only."	5
•	Changed -0.3 to 4.0 to -0.3 to VDD+0.6 in ABS MAX table	6
•	Added Thermal Information table	6
	Changed the Vancour Test Conditions in the AC Electrical Characteristics table	7

Submit Documentation Feedback

Copyright © 2007–2014, Texas Instruments Incorporated



•	Added Note 1 to the Function Block Diagram	10
•	Added the SDA/SCL Connections Recommendations section	12

# 6 Device Comparison Table

# Table 1. $T_A$ Device Comparison


T <sub>A</sub>	PACKAGED DEVICES	FEATURES	
-40°C to +85°C	CDCL1810RGZT	48-pin VQFN (RGZ) Package, small tape and reel	
-40°C to +85°C	CDCL1810RGZR	48-pin VQFN (RGZ) Package, tape and reel	

## **Table 2. Device Feature Comparison**

FEATURE	CDCL1810	CDCL1810A
Divider Synchronization after power up and after each programming access. During Synchronization all outputs Yes No are disabled.	Yes	No
Output Group Phase Adjustment	Yes	No
Device Revision ID	b'011'	b'100'
1:10 Clock Fanout	Yes	Yes
Outputs grouped into two divider banks	Yes	Yes
Individual Output enabled/disable with I2C	Yes	Yes
Continuous and independent operation of outputs which are not programmed, while configuring and programming No Yes other outputs.	No	Yes



### 7 Pin Configuration and Functions



NOTE: Exposed thermal pad must be soldered to V<sub>SS</sub>.

The CDCL1810 is available in a 48-pin VQFN (RGZ) package with a pin pitch of 0.5 mm. The exposed thermal pad serves both thermal and electrical grounding purposes.

The device must be soldered to ground  $(V_{SS})$  using as many ground vias as possible. The device performance will be severely impacted if the exposed thermal pad is not grounded appropriately.



## **Pin Functions**

P	PIN TYPE				
NAME	PIN NO.	TYPE	DESCRIPTION		
V <sub>DD</sub>	8, 11, 14, 17, 20, 23, 26, 29, 32, 35, 38, 41	Power	1.8-V digital power supply.		
$AV_{DD}$	2, 5, 44, 47	Power	1.8-V analog power supply.		
V <sub>SS</sub>	Exposed thermal pad and pin 12	Power	Ground reference.		
NC	1, 13, 45, 46, 48	I	Not connected; leave open.		
CLKP, CLKN	3, 4	I	Differential LVDS input. Single-ended 1.8-V input can be dc-coupled to pin 3 with pin 4 either tied opin 3 (recommended) or left open.		
YP0, YN0 YP1, YN1 YP2, YN2 YP3, YN3 YP4, YN4 YP5, YN5 YP6, YN6 YP7, YN7 YP8, YN8 YP9, YN9	6, 7 9, 10 15, 16 18, 19 21, 22 27, 28 30, 31 33, 34 40, 39 43, 42	0	10 differential CML outputs.		
SCL	24	I	SCL serial clock pin. SCL tolerated 1.8V on the input only. Open drain. Always connect to a pull-up resistor.		
SDA	25	I/O	SDA bidirectional serial data pin. SDA tolerates 1.8 V on the input only. Open drain. Always connect to a pull-up resistor.		
ADD1, ADD0	37, 36	I	Configurable least significant bits (ADD[1:0]) of the SDA/SCL device address. The fixed most significant bits (ADD[6:2]) of the 7-bit device address are 11010.		

Copyright © 2007–2014, Texas Instruments Incorporated



### 8 Specifications

### 8.1 Absolute Maximum Ratings<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted).

		MIN	MAX	UNIT
$V_{DD}$ , $AV_{DD}$	Supply voltage <sup>(2)</sup>	-0.3	2.5	V
$V_{LVDS}$	Voltage range at LVDS input pins (2)	-0.3	VDD+0.6	V
VI	Voltage range at all non-LVDS input pins (2)	-0.3	VDD+0.6	V

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating condition is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 8.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	T <sub>stg</sub> Storage temperature range			+150	°C
V		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)		2000	.,
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)		1500	V

<sup>(1)</sup> JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process.

### 8.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

		MIN	NOM	MAX	UNIT
$V_{DD}$	Digital supply voltage	1.7	1.8	1.9	V
$AV_D$	Analog supply voltage	1.7	1.8	1.9	V
D					
$T_A$	Ambient temperature (no airflow, no heatsink)	-40		+85	°C
$T_J$	Junction temperature			+105	°C

#### 8.4 Thermal Information

		CDCL1810		
	THERMAL METRIC <sup>(1)</sup>	RGZ Package	UNIT	
		48 PINS		
D	Junction-to-ambient thermal resistance (2)	28.3, Airflow = 0 LFM		
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	22.4, Airflow = 50 LFM	0000	
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	20.5	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	5.3		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### 8.5 DC Electrical Characteristics

Over recommended operating conditions (unless otherwise noted).

		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{VDD}$	Total current from digital 1.8-V supply	All outputs enabled; $V_{DD} = V_{DD,typ}$ 650MHz LVDS input		212		mA
I <sub>AVDD</sub>	Total current from analog 1.8-V supply	All outputs enabled; AV <sub>DD</sub> = V <sub>DD,typ</sub> 650MHz LVDS input		16		mA
V <sub>IL,CMOS</sub>	Low level CMOS input voltage	V <sub>DD</sub> = 1.8 V	-0.2		0.6	V
V <sub>IH,CMOS</sub>	High level CMOS input voltage	V <sub>DD</sub> = 1.8 V	V <sub>DD</sub> -0.6		$V_{DD}$	V

<sup>(2)</sup> All voltage values are with respect to network ground terminal.

<sup>(2)</sup> JEDEC document JEP157 states that 1500-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> No heatsink; power uniformly distributed; 36 ground vias (6 x 6 array) tied to the thermal exposed pad; 4-layer high-K board.



## **DC Electrical Characteristics (continued)**

Over recommended operating conditions (unless otherwise noted).

		TEST CONDITIONS	MIN	TYP MAX	UNIT
I <sub>IL,CMOS</sub>	Low level CMOS input current	$V_{DD} = V_{DD,max}$ , $V_{IL} = 0.0 \text{ V}$		-120	μA
I <sub>IH,CMOS</sub>	High level CMOS input current	$V_{DD} = V_{DD,max}$ , $V_{IH} = 1.9 \text{ V}$		65	μA
$V_{OL,SDA}$	Low level CMOS output voltage for the SDA pin	Sink current = 3 mA	0	0.2V <sub>DD</sub>	V
I <sub>OL,CMOS</sub>	Low level CMOS output current			8	mA

### 8.6 AC Electrical Characteristics

Over recommended operating conditions (unless otherwise noted).

			TEST CONDITIONS	MIN	TYP	MAX	UNIT
$Z_{D,IN}$	Differential input impedance for	or the LVDS input terminals		90		132	Ω
V <sub>CM,IN</sub>	Common-mode voltage, LVDS	input		1125	1200	1375	mV
V <sub>S,IN</sub>	Single-ended LVDS input volta	age swing		100		600	$mV_{PP}$
$V_{D,IN}$	Differential LVDS input voltage	e swing		200		1200	$mV_{PP}$
$t_{R,OUT}$ , $t_{F,OUT}$	Output signal rise/fall time		20%–80%		100		ps
V <sub>CM,OUT</sub>	Common-mode voltage, CML	outputs		V <sub>DD</sub> – 0.31	V <sub>DD</sub> – 0.23	V <sub>DD</sub> – 0.19	V
V <sub>S,OUT</sub>	Single-ended CML output volta	age swing	ac-coupled	180	230	280	$mV_{PP}$
$V_{D,OUT}$	Differential CML output voltage swing		measured in a 50- $\Omega$ scope; The CML output incorporates 50- $\Omega$ resistors to VDD	360	460	560	mV <sub>PP</sub>
F <sub>IN</sub>	Clock input frequency					650	MHz
F <sub>OUT</sub>	Clock output frequency					650	MHz
		F <sub>IN</sub> = 30.72MHz, F <sub>OUT</sub> =	10Hz-1MHz offset		180		fs RMS
		30.72MHz	1MHz-5MHz offset		348		fs RMS
		$V_{D,IN} = 200 \text{mV}_{PP}$	12kHz-5MHz offset		388		fs RMS
		F <sub>IN</sub> = 30.72MHz, F <sub>OUT</sub> = 30.72MHz	10Hz-1MHz offset		175		fs RMS
			1MHz-5MHz offset		347		fs RMS
	Additive clock cutout litter	$V_{D,IN} = 1200 \text{mV}_{PP}$	12kHz-5MHz offset		388		fs RMS
$J_{\text{OUT}}$	Additive clock output jitter	$F_{IN} = 650MHz, F_{OUT} =$	10Hz-1MHz offset		41		fs RMS
		650MHz	1MHz-20MHz offset		36		fs RMS
		$V_{D,IN} = 200 \text{mV}_{PP}$	12kHz-20MHz offset		42		fs RMS
		$F_{IN} = 650MHz, F_{OUT} =$	10Hz-1MHz offset		48		fs RMS
		650MHz	1MHz-20MHz offset		33		fs RMS
		$V_{D,IN} = 1200 \text{mV}_{PP}$	12kHz-20MHz offset		39		fs RMS
T <sub>P</sub>	Input-to-output delay		$F_{IN} = 30.72MHz,$ $F_{OUT} = 30.72MHz$ YP[9:0] outputs		0.7		ns
TS <sub>OUT</sub>	Clock output skew		$\begin{aligned} F_{\text{IN}} &= 30.72 \text{MHz}, \\ F_{\text{OUT}} &= 30.72 \text{MHz} \\ \text{YP[9:0] outputs relative} \\ \text{to YP[0]} \end{aligned}$	-64		64	ps



# 8.7 AC Electrical Characteristics for The SDA/SCL Interface<sup>(1)</sup>

	PARAMETER	MIN	TYP	MAX	UNIT
f <sub>SCL</sub>	SCL frequency			400	kHz
t <sub>h(START)</sub>	START hold time	0.6			μs
t <sub>w(SCLL)</sub>	SCL low-pulse duration	1.3			μs
t <sub>w(SCLH)</sub>	SCL high-pulse duration	0.6			μs
t <sub>su(START)</sub>	START setup time	0.6			μs
t <sub>h(SDATA)</sub>	SDA hold time	0			μs
t <sub>su(DATA)</sub>	SDA setup time	0.6			μs
t <sub>r(SDATA)</sub>	SCL / SDA input rise time			0.3	μs
t <sub>f(SDATA)</sub>	SCL / SDA input fall time			0.3	μs
t <sub>su(STOP)</sub>	STOP setup time	0.6			μs
t <sub>BUS</sub>	bus free time	1.3			μs

### (1) See Figure 1 for the timing behavior.





Figure 1. Timing Diagram for the SDA/SCL Serial Control Interface

Submit Documentation Feedback



## 8.8 Typical Characteristics

Typical operating conditions are at  $V_{DD}$  = 1.8V and  $T_A$  = +25°C,  $V_{D,IN}$  = 200m $V_{PP}$  (unless otherwise noted).





### 9 Detailed Description

#### 9.1 Overview

The CDCL1810 is a high-performance 10 output clock distributor. The device operates form a single 1.8-V supply. The outputs are grouped in to banks of 5 outputs each with independent frequency division ratios.

## 9.2 Functional Block Diagrams





Figure 4. SDA/SCL Interface



**Note 1:** Outputs can be disabled to floating. When outputs are left floating, internal 50  $\Omega$  termination to V<sub>DD</sub> pulls both YN and YP to VDD.

Submit Documentation Feedback



### 9.3 Feature Description

### 9.3.1 Output Enable/Disable

The CDCL1810 does not require external output synchronization. Instead the device incorporates a scheme which ensures the output dividers are reset and time synchronized after every write action into the I2C programmable register space.




Figure 5. Device Status Flow Chart

Copyright © 2007–2014, Texas Instruments Incorporated



#### 9.4 SDA/SCL Connections Recommendations

The serial interface inputs don't have glitch suppression circuit. So, any noises or glitches at serial input lines may cause programming error. The serial interface lines should be routed in such a way that the lines would have minimum noise impact from the surroundings.

Figure 6 is recommended to improve the interconnections.




Figure 6. Serial Interface Connections

Lower  $R_P$  resistor value (around 1  $k\Omega$ ) should be chosen so that signals will have faster rise time. A capacitor can be connected to SCL line to ground which will act as a filter.

An I<sup>2</sup>C level translator will help to overcome the noises issue.

### 9.5 Device Functional Modes

The device is designed to operate from an input voltage supply of 1.8 V. In the default power on reset, all device outputs are enabled and the dividers P0 and P1 are set to 1.



### 9.6 Programming

#### 9.6.1 SDA/SCL Interface

This section describes the SDA/SCL interface of the CDCL1810 device. The CDCL1810 operates as a slave device of the industry standard 2-pin SDA/SCL bus. It operates in the fast-mode at a bit-rate of up to 400 kbit/s and supports 7-bit addressing compatible with the popular 2-pin serial interface standard.

#### 9.6.1.1 SDA/SCL Bus Slave Device Address

A6	A5	A4	A3	A2	A1	A0	R/W
1	1	0	1	0	ADD1	ADD0	0/1

The device address is made up of the fixed internal address, 11010 (A6:A2), and configurable external pins ADD1 (A1) and ADD0 (A0). Four different devices with addresses 1101000, 1101001, 1101010 and 1101011, can be addressed via the same SDA/SCL bus interface. The least significant bit of the address byte designates a write or read operation.

#### R/W Bit:

0 = write to CDCL1810 device

1 = read from CDCL1810 device

#### 9.6.1.2 Command Code Definition

BIT	DESCRIPTION
C7	1 = Byte Write / Read or Word Write / Read operation
(C6:C0)	Byte Offset for Byte Write / Read and Word Write / Read operation.

COMMAND CODE for Byte Write / Read OPERATION	HEX CODE	<b>C7</b>	C6	C5	C4	C3	C2	C1	CO
byte 0	80h	1	0	0	0	0	0	0	0
byte 1	81h	1	0	0	0	0	0	0	1
byte 2	82h	1	0	0	0	0	0	1	0
byte 3	83h	1	0	0	0	0	0	1	1
byte 4	84h	1	0	0	0	0	1	0	0
byte 5	85h	1	0	0	0	0	1	0	1
byte 6	86h	1	0	0	0	0	1	1	0

COMMAND CODE for Word Write / Read OPERATION	HEX CODE	<b>C7</b>	C6	C5	C4	C3	C2	C1	CO
word 0: byte 0 and byte 1	80h	1	0	0	0	0	0	0	0
word 1: byte 1 and byte 2	81h	1	0	0	0	0	0	0	1
word 2: byte 2 and byte 3	82h	1	0	0	0	0	0	1	0
word 3: byte 3 and byte 4	83h	1	0	0	0	0	0	1	1
word 4: byte 4 and byte 5	84h	1	0	0	0	0	1	0	0
word 5: byte 5 and byte 6	85h	1	0	0	0	0	1	0	1
word 6: byte 6 and byte 7	86h	1	0	0	0	0	1	1	0



### 9.6.1.3 SDA/SCL Programming Sequence





Figure 7. Legend for Programming Sequence


### **Byte Write Programming Sequence:**

1	7	1	1	8	1	8	1	1
S	Slave Address	Wr	Α	Command Code	Α	Data Byte	Α	Р

### Byte Read Programming Sequence:



## Word Write Programming Sequence:



#### Word Read Programming Sequence:





# 9.7 SDA/SCL Bus Configuration Command Bitmap

# 9.7.1 Byte 0:

BIT	BIT NAME	DESCRIPTION/FUNCTION	TYPE	POWER UP CONDITION	REFERENCE TO
7	MANF[7]	Manufacturer reserved	R		
6	MANF[6]	Manufacturer reserved	R		
5	MANF[5]	Manufacturer reserved	R		
4	MANF[4]	Manufacturer reserved	R		
3	MANF[3]	Manufacturer reserved	R		
2	MANF[2]	Manufacturer reserved	R		
1	MANF[1]	Manufacturer reserved	R		
0	MANF[0]	Manufacturer reserved	R		

# 9.7.2 Byte 1:

BIT	BIT NAME	DESCRIPTION/FUNCTION	TYPE	POWER UP CONDITION	REFERENCE TO
7	RES	Reserved	R/W	0	
6	RES	Reserved	R/W	0	
5	ENPH	Phase select enable	R/W	1	
4	PH1[4]	Phase select for YP[9:5] and YN[9:5]	R/W	0	Table 4, Table 5
3	PH1[3]	Phase select for YP[9:5] and YN[9:5]	R/W	0	Table 4, Table 5
2	PH1[2]	Phase select for YP[9:5] and YN[9:5]	R/W	0	Table 4, Table 5
1	PH1[1]	Phase select for YP[9:5] and YN[9:5]	R/W	0	Table 4, Table 5
0	PH1[0]	Phase select for YP[9:5] and YN[9:5]	R/W	0	Table 4, Table 5

# 9.7.3 Byte 2:

ВІТ	BIT NAME	DESCRIPTION/FUNCTION	TYPE	POWER UP CONDITION	REFERENCE TO
7	RES	Reserved	R/W	0	
6	RES	Reserved	R/W	0	
5	ENP1	Post-divider P1 enable; if 0 output YP[9:5] and YN[9:5] are disabled	R/W	1	
4	RES	Reserved	R/W	1	
3	SELP1[3]	Divide ratio select for post-divider P1	R/W	0	Table 3
2	SELP1[2]	Divide ratio select for post-divider P1	R/W	0	Table 3
1	SELP1[1]	Divide ratio select for post-divider P1	R/W	0	Table 3
0	SELP1[0]	Divide ratio select for post-divider P1	R/W	0	Table 3



# 9.7.4 Byte 3:

BIT	BIT NAME	DESCRIPTION/FUNCTION	TYPE	POWER UP CONDITION	REFERENCE TO
7	RES	Reserved	R/W	0	
6	RES	Reserved	R/W	0	
5	RES	Reserved	R/W	0	
4	PH0[4]	Phase select for YP[4:0] and YN[4:0]	R/W	0	Table 4, Table 5
3	PH0[3]	Phase select for YP[4:0] and YN[4:0]	R/W	0	Table 4, Table 5
2	PH0[2]	Phase select for YP[4:0] and YN[4:0]	R/W	0	Table 4, Table 5
1	PH0[1]	Phase select for YP[4:0] and YN[4:0]	R/W	0	Table 4, Table 5
0	PH0[0]	Phase select for YP[4:0] and YN[4:0]	R/W	0	Table 4, Table 5

# 9.7.5 Byte 4:

ВІТ	BIT NAME	DESCRIPTION/FUNCTION	TYPE	POWER UP CONDITION	REFERENCE TO
7	RES	Reserved	R/W	0	
6	RES	Reserved	R/W	0	
5	ENP0	Post-divider P0 enable. If 0, output YP[4:0] and YN[4:0] are disabled	R/W	1	
4	RES	Reserved	R/W	1	
3	SELP0[3]	Divide ratio select for post-divider P0	R/W	0	Table 3
2	SELP0[2]	Divide ratio select for post-divider P0	R/W	0	Table 3
1	SELP0[1]	Divide ratio select for post-divider P0	R/W	0	Table 3
0	SELP0[0]	Divide ratio select for post-divider P0	R/W	0	Table 3

# 9.7.6 Byte 5:

BIT	BIT NAME	DESCRIPTION/FUNCTION	TYPE	POWER UP CONDITION	REFERENCE TO
7	EN	Chip enable; if 0 chip is in Iddq mode	R/W	1	
6	RES	Reserved	R	1	
5	ENDRV9	YP[9], YN[9] enable; if 0 output is disabled	R/W	1	
4	ENDRV8	YP[8], YN[8] enable; if 0 output is disabled	R/W	1	
3	ENDRV7	YP[7], YN[7] enable; if 0 output is disabled	R/W	1	
2	ENDRV6	YP[6], YN[6] enable; if 0 output is disabled	R/W	1	
1	ENDRV5	YP[5], YN[5] enable; if 0 output is disabled	R/W	1	
0	ENDRV4	YP[4], YN[4] enable; if 0 output is disabled	R/W	1	

 $\label{eq:copyright} \mbox{Copyright} \ \mbox{@ 2007-2014, Texas Instruments Incorporated} \\ \mbox{Product Folder Links: $\it{CDCL1810}$}$ 



# 9.7.7 Byte 6:

BIT	BIT NAME	DESCRIPTION/FUNCTION	TYPE	POWER UP CONDITION	REFERENCE TO
7	ENDRV3	YP[3], YN[3] enable; if 0 output is disabled	R/W	1	
6	ENDRV2	YP[2], YN[2] enable; if 0 output is disabled	R/W	1	
5	ENDRV1	YP[1], YN[1] enable; if 0 output is disabled	R/W	1	
4	ENDRV0	YP[0], YN[0] enable; if 0 output is disabled	R/W	1	
3	RES	Reserved	R/W	0	
2	RES	Reserved	R/W	0	
1	RES	Reserved	R/W	0	
0	RES	Reserved	R/W	0	_

# Table 3. Divide Ratio Settings for Post-Divider P0 or P1

DIVIDE RATIO	SELP1[3] or SELP0[3]	SELP1[2] or SELP0[2]	SELP1[1] or SELP0[1]	SELP1[0] or SELP0[0]	NOTES
1	0	0	0	0	Default
2	0	0	0	1	
4	0	0	1	0	
5	0	0	1	1	
8	0	1	0	0	
10	0	1	0	1	
16	0	1	1	0	
20	0	1	1	1	
32	1	0	0	0	
40	1	0	0	1	
80	1	0	1	0	

Table 4. Phase Settings for Divide Ratio = 5, 10, 20, 40, 80

D11/10-F		WITH	PH0[4:0	] = 0000	0	DHASELEAD	NOTES				
DIVIDE RATIO			PH1			PHASE LEAD (RADIAN)					
	[4]	[3]	[2]	[1]	[0]	()					
5	Χ	Χ	X	Х	Х	0	Phase setting not available				
10	Χ	Χ	X	0	X	0					
	Χ	Χ	X	1	Х	(2π/2)					
20	20 X X 0 0 X		Х	0							
	Х	Х	0	1	Х	(2π/4)					
	Х	Х	1	0	Х	2(2π/4)					
	Х	Х	1	1	Х	3(2π/4)					
40	Χ	0	0	0	Х	0					
	Х	0	0	1	Х	(2π/8)					
	Х	0	1	0	Х	2(2π/8)					
	Х	0	1	1	Х	3(2π/8)					
	Х	1	0	0	Х	4(2π/8)					
	Χ	1	0	1	Х	5(2π/8)					
	Χ	1	1	0	Х	6(2π/8)					
	Х	1	1	1	Х	7(2π/8)					



# Table 4. Phase Settings for Divide Ratio = 5, 10, 20, 40, 80 (continued)

		WITH	PH0[4:0]	] = 0000	0				
DIVIDE RATIO			PH1			PHASE LEAD (RADIAN)	NOTES		
	[4]	[3]	[2]	[1]	[0]	()			
80	0	0	0	0	Χ	0			
	0	0	0	1	X	(2π/16)			
	0	0	1	0	Χ	2(2π/16)			
	0	0	1	1	Х	3(2π/16)			
	0	1	0	0	Х	4(2π/16)			
	0	1	0	1	Х	5(2π/16)			
	0	1	1	0	Х	6(2π/16)			
	0	1	1	1	Х	7(2π/16)			
	1	0	0	0	Х	8(2π/16)			
	1	0	0	1	Х	9(2π/16)			
	1	0	1	0	Х	10(2π/16)			
	1	0	1	1	Х	11(2π/16)			
	1	1	0	0	Х	12(2π/16)			
	1	1	0	1	Х	13(2π/16)			
	1	1	1	0	Х	14(2π/16)			
	1	1	1	1	Х	15(2π/16)			

Submit Documentation Feedback

Copyright © 2007–2014, Texas Instruments Incorporated



# Table 5. Phase Settings for Divide Ratio = 1, 2, 4, 8, 16, 32

	\	NITH P	H0[4:0	] = 000	00		
DIVIDE RATIO			PH1			PHASE LEAD (RADIAN)	NOTES
	[4]	[3]	[2]	[1]	[0]	()	
1	Х	Х	Х	Х	X	0	00000: Default Phase setting not available
2	Χ	Χ	Χ	Χ	0	0	
	Х	Х	Х	Х	1	(2π/2)	
4	Х	Х	Х	0	0	0	
	Χ	Χ	Χ	0	1	(2π/4)	
	Χ	Χ	Χ	1	0	2(2π/4)	
	Х	Χ	Χ	1	1	3(2π/4)	
8	Х	Х	0	0	0	0	
	Χ	Χ	0	0	1	(2π/8)	
	Χ	Χ	0	1	0	2(2π/8)	
	Х	Х	0	1	1	3(2π/8)	
	Х	X	1	0	0	4(2π/8)	
	Х	X	1	0	1	5(2π/8)	
	Х	X	1	1	0	6(2π/8)	
	Х	Х	1	1	1	7(2π/8)	
16	Х	0	0	0	0	0	
	Х	0	0	0	1	(2π/16)	
	Х	0	0	1	0	2(2π/16)	
	Х	0	0	1	1	3(2π/16)	
	Х	0	1	0	0	4(2π/16)	
	Х	0	1	0	1	5(2π/16)	
	Х	0	1	1	0	6(2π/16)	
	Х	0	1	1	1	7(2π/16)	
	Х	1	0	0	0	8(2π/16)	
	Х	1	0	0	1	9(2π/16)	
	Х	1	0	1	0	10(2π/16)	
	Х	1	0	1	1	11(2π/16)	
	Х	1	1	0	0	12(2π/16)	
	Х	1	1	0	1	13(2π/16)	
	Х	1	1	1	0	14(2π/16)	
	Х	1	1	1	1	15(2π/16)	



# Table 5. Phase Settings for Divide Ratio = 1, 2, 4, 8, 16, 32 (continued)

	١	NITH P	H0[4:0	] = 000	00	DUASELEAD	
DIVIDE RATIO			PH1			PHASE LEAD (RADIAN)	NOTES
RATIO	[4]	[3]	[2]	[1]	[0]	(RADIAN)	
32	0	0	0	0	0	0	
	0	0	0	0	1	(2π/32)	
	0	0	0	1	0	2(2π/32)	
	0	0	0	1	1	3(2π/32)	
	0	0	1	0	0	4(2π/32)	
	0	0	1	0	1	5(2π/32)	
	0	0	1	1	0	6(2π/32)	
	0	0	1	1	1	7(2π/32)	
	0	1	0	0	0	8(2π/32)	
	0	1	0	0	1	9(2π/32)	
	0	1	0	1	0	10(2π/32)	
	0	1	0	1	1	11(2π/32)	
	0	1	1	0	0	12(2π/32)	
	0	1	1	0	1	13(2π/32)	
	0	1	1	1	0	14(2π/32)	
	0	1	1	1	1	15(2π/32)	
	1	0	0	0	0	16(2π/32)	
	1	0	0	0	1	17(2π/32)	
	1	0	0	1	0	18(2π/32)	
	1	0	0	1	1	19(2π/32)	
	1	0	1	0	0	20(2π/32)	
	1	0	1	0	1	21(2π/32)	
	1	0	1	1	0	22(2π/32)	
	1	0	1	1	1	23(2π/32)	
	1	1	0	0	0	24(2π/32)	
	1	1	0	0	1	25(2π/32)	
	1	1	0	1	0	26(2π/32)	
	1	1	0	1	1	27(2π/32)	
	1	1	1	0	0	28(2π/32)	
	1	1	1	0	1	29(2π/32)	
	1	1	1	1	0	30(2π/32)	
	1	1	1	1	1	31(2π/32)	

Submit Documentation Feedback



## 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 10.1 Application Information

The CDCL1810 is a high-performance buffer that can generate 10 copies of CML clock outputs from a LVDS input. The programmable dividers, P0 and P1, give a high flexibility to the ratio of the output frequency to the input frequency.

#### 10.1.1 Clock Distribution for Multiple TI Keystone DSPs




Figure 8. CDCL1810 Application Drawing

#### 10.1.1.1 Design Requirements

A typical application example is multi DSP chip environment. The CDCL1810 is used to buffer the common clocks to the DSP.

### 10.1.1.2 Detailed Design Procedure

The CDCL1810 supports output group phase alignment, if a divider gets reprogrammed. The output group phase alignment circuit will disable all outputs after changing a single divider. The outputs are enabled after the phases are aligned. See Figure 9.

If an output gets enabled/disabled, the phase synchronization circuit will ensure that all outputs are in phase. To ensure phase alignment the outputs needs to be disabled for a short time. See Figure 10.



## **Application Information (continued)**

### 10.1.1.3 Application Curves




Figure 9. Output Group Divider Change




Figure 10. Individual Output Disable/Enable

### 11 Power Supply Recommendations

The device is designed to operate from an input voltage supply of 1.8 V for analog supply (AVDD) and core supply (VDD). Both AVDD and VDD can be supplied by a single source.

### 12 Layout

## 12.1 Layout Guidelines

- Keep the connections between the bypass capacitors and the power supply on the device as short as possible.
- Ground the other side of the capacitor using a low impedance connection to the ground plane.
- If the capacitors are mounted on the back side, 0402 components can be employed; however, soldering to the Thermal Dissipation Pad can be difficult.
- For component side mounting, use 0201 body size capacitors to facilitate signal routing.

#### **NOTE**

The device must be soldered to ground (V<sub>SS</sub>) using as many ground vias as possible. The device performance will be severely impacted if the exposed thermal pad is not grounded appropriately.

Product Folder Links: CDCL1810

Copyright © 2007-2014, Texas Instruments Incorporated



# 12.2 Layout Example




Figure 11. Layout Example: Signal Layer (TOP)



# **Layout Example (continued)**




Figure 12. Layout Example: Bottom Layer with Decoupling Capacitors



### 13 Device and Documentation Support

#### 13.1 Trademarks

All trademarks are the property of their respective owners.

#### 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 13-Jul-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDCL1810RGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	CDCL 1810	Samples
CDCL1810RGZRG4	ACTIVE	VQFN	RGZ	48	2500	TBD	Call TI	Call TI	-40 to 85		Samples
CDCL1810RGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	CDCL 1810	Samples
CDCL1810RGZTG4	ACTIVE	VQFN	RGZ	48	250	TBD	Call TI	Call TI	-40 to 85		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

www.ti.com 13-Jul-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-Sep-2021

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCL1810RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2

www.ti.com 1-Sep-2021



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CDCL1810RGZR	VQFN	RGZ	48	2500	350.0	350.0	43.0	

7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A





PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated