# CDCR83A

SCAS811-AUGUST 2005



## **FEATURES**

ISTRUMENTS www.ti.com

- 400-MHz Differential Clock Source for Direct Rambus<sup>™</sup> Memory Systems for an 800-MHz **Data Transfer Rate**
- Fail-Safe Power Up Initialization
- Synchronizes the Clock Domains of the **Rambus Channel With an External System or** Processor Clock
- **Three Power Operating Modes to Minimize** Power for Mobile and Other Power-Sensitive Applications
- **Operates From a Single 3.3-V Supply and** 120 mW at 300 MHz (Typ)
- Packaged in a Shrink Small-Outline Package (DBQ)
- Supports Frequency Multipliers: 4, 6, 8, 16/3
- No External Components Required for PLL
- Supports Independent Channel Clocking
- Spread Spectrum Clocking Tracking . **Capability to Reduce EMI**
- Designed for Use With TI's 133-MHz Clock Synthesizers CDC924 and CDC921
- Cycle-Cycle Jitter Is Less Than 50 ps at 400 MHz
- Certified by Gigatest Labs to Exceed the **Rambus DRCG Validation Requirement**
- Supports Industrial Temperature Range of –40°C to 85°C

# DESCRIPTION

The Direct Rambus clock generator (DRCG) provides the necessary clock signals to support a Direct Rambus memory subsystem. It includes signals to synchronize the Direct Rambus channel clock to an external system or processor clock. It is designed to support Direct Rambus memory on a desktop, workstation, server, and mobile PC motherboards. DRCG also provides an off-the-shelf solution for a broad range of Direct Rambus memory applications.


The DRCG provides clock multiplication and phase alignment for a Direct Rambus memory subsystem to enable synchronous communication between the Rambus channel and ASIC clock domains. In a Direct Rambus memory subsystem, a system clock source provides the REFCLK and PCLK clock references to the DRCG and memory controller, respectively. The DRCG multiplies REFCLK and drives a high-speed BUSCLK to RDRAMs and the memory controller. Gear ratio logic in the memory controller divides the PCLK and BUSCLK frequencies by ratios M and N such that PCLKM = SYNCLKN, where SYNCLK = BUSCLK/4. The DRCG detects the phase difference between PCLKM and SYNCLKN and adjusts the phase of BUSCLK such that the skew between PCLKM and SYNCLKN is minimized. This allows data to be transferred across the SYNCLK/PCLK boundary without incurring additional latency.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. DIRECT RAMBUS, Rambus are trademarks of Rambus Inc.

DBQ PACKAGE (TOP VIEW)									
V <sub>DD</sub> IR [	10	24	] S0						
REFCLK	2	23	] S1						
V <sub>DD</sub> P [	3	22	] V <sub>DD</sub> O						
GNDP	4	21	] GNDO						
GNDI [	5	20	] CLK						
PCLKM	6	19	] NC						
SYNCLKN	7	18	] CLKB						
GNDC [	8	17	] GNDO						
V <sub>DD</sub> C	9	16	] V <sub>DD</sub> O						
V <sub>DD</sub> IPD [	10	15	] MULTO						
STOPB	11	14	] MULT1						
PWRDNB	12	13	] S2						

NC - No internal connection




TEXAS INSTRUMENTS www.ti.com

SCAS811-AUGUST 2005

User control is provided by multiply and mode selection terminals. The multiply terminals provide selection of one of four clock frequency multiply ratios, generating BUSCLK frequencies ranging from 267 MHz to 400 MHz with clock references ranging from 33 MHz to 100 MHz. The mode select terminals can be used to select a bypass mode where the frequency multiplied reference clock is directly output to the Rambus channel for systems where synchronization between the Rambus clock and a system clock is not required. Test modes are provided to bypass the PLL and output REFCLK on the Rambus channel and to place the outputs in a high-impedance state for board testing.

The CDCR83A has a fail-safe power up initialization state-machine which supports proper operation under all power up conditions.

The CDCR83A is characterized for operation over free-air temperatures of -40°C to 85°C.



FUNCTIONAL BLOCK DIAGRAM

#### FUNCTION TABLE<sup>(1)</sup>

MODE	S0	S1	S2	CLK	CLKB
Normal	0	0	0	Phase aligned clock	Phase aligned clock B
Bypass	1	0	0	PLLCLK	PLLCLKB
Test	1	1	0	REFCLK	REFCLKB
Output test (OE)	0	1	х	Hi-Z	Hi-Z
Reserved	0	0	1	-	-
Reserved	1	0	1	-	-
Reserved	1	1	1	Hi-Z	Hi-Z

(1) X = don't care, Hi-Z = high impedance

#### **TERMINAL FUNCTIONS**

TERMINAL		I/O	DESCRIPTION					
NAME	NO.	1/0	DESCRIPTION					
CLK	20	0	Output clock					
CLKB	18	0	Output clock (complement)					
GNDC	8		GND for phase aligner					
GNDI	5		GND for control inputs					
GNDO	17, 21		GND for clock outputs					
GNDP	4		GND for PLL					
MULT0	15	Ι	PLL multiplier select					
MULT1	14	Ι	PLL multiplier select					
NC	19		Not used					
PCLKM	6	Ι	Phase detector input					
PWRDNB	12	Ι	Active low power down					
REFCLK	2	Ι	Reference clock					
S0	24	Ι	Mode control					
S1	23	Ι	Mode control					
S2	13	Ι	Mode control					
STOPB	11	Ι	Active low output disable					
SYNCLKN	7	I	Phase detector input					
V <sub>DD</sub> C	9		V <sub>DD</sub> for phase aligner					
V <sub>DD</sub> IPD	10		Reference voltage for phase detector inputs and STOPB					
V <sub>DD</sub> IR	1		Reference voltage for REFCLK					
V <sub>DD</sub> O	16, 22		V <sub>DD</sub> for clock outputs					
V <sub>DD</sub> P	3		V <sub>DD</sub> for PLL					



# PLL DIVIDER SELECTION

Table 1 lists the supported REFCLK and BUSCLK frequencies. Other REFCLK frequencies are permitted, provided that (267 MHz < BUSCLK < 400 MHz) and (33 MHz < REFCLK < 100 MHz).

MULT0	MULT1	REFCLK (MHz)	MULTIPLY RATIO	BUSCLK <sup>(1)</sup> (MHz)
0	0	67	4	267
0	1	50	6	300
0	1	67	6	400
1	1	33	8	267
1	1	50	8	400
1	0	67	16/3	356

#### Table 1. REFCLK and BUSCLK Frequencies

(1) BUSCLK will be undefined until a valid reference clock is available at REFCLK. After applying REFCLK, the PLL requires stabilization time to achieve phase lock.

#### **Table 2. Clock Output Driver States**

STATE	PWRDNB	STOPB	CLK	CLKB
Powerdown	0	Х	GND	GND
CLK stop	1	0	V <sub>X, STOP</sub>	V <sub>X, STOP</sub>
Normal	1	1	PACLK/PLLCLK/REFCLK <sup>(1)</sup>	PACLKB/PLLCLKB/REFCLKB

(1) Depending on the state of S0, S1, and S2

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		UNIT
$V_{DD}$	Supply voltage range <sup>(2)</sup>	–0.5 V to 4 V
Vo	Output voltage range at any output terminal	–0.5 V to V <sub>DD</sub> + 0.5 V
VI	Input voltage rangeat any input terminal	–0.5 V to V <sub>DD</sub> + 0.5 V
	Continuous total power dissipation	See Dissipation Rating Table
T <sub>A</sub>	Operating free-air temperature range	–40°C to 85°C
T <sub>stg</sub>	Storage temperature range	–65°C to 150°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND terminals.

### **DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
	POWER RATING	ABOVE $T_A = 25^{\circ}C^{(1)}$	POWER RATING	POWER RATING
DBQ	1400 mW	11 mW/°C	905 mW	740 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

# **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage	3.135	3.3	3.465	V
V <sub>IH</sub>	High-level input voltage (CMOS)	$0.7  imes V_{DD}$			V
V <sub>IL</sub>	Low-level input voltage (CMOS)			$0.3\times V_{DD}$	V
	Initial phase error at phase detector inputs (required range for phase aligner)	$-0.5 \times t_{c(\text{PD})}$		$0.5 \times t_{c(\text{PD})}$	V
V <sub>IL</sub>	REFCLK low-level input voltage			$0.3  imes V_{DD} IR$	V
V <sub>IH</sub>	REFCLK high-level input voltage	$0.7  imes V_{DD}IR$			V
V <sub>IL</sub>	Input signal low voltage (STOPB)			$0.3 \times V_{\text{DD}}\text{IPD}$	V
V <sub>IH</sub>	Input signal high voltage (STOPB)	$0.7  imes V_{DD}IPD$			V
	Input reference voltage for (REFCLK) (VDDIR)	1.235		3.465	V
	Input reference voltage for (PCLKM and SYSCLKN) (VDDIPD)	1.235		3.465	V
I <sub>OH</sub>	High-level output current			-16	mA
I <sub>OL</sub>	Low-level output current			16	mA
T <sub>A</sub>	Operating free-air temperature	-40		85	°C

# TIMING REQUIREMENTS

		MIN	MAX	UNIT
t <sub>c(in)</sub>	Input cycle time	10	40	ns
	Input cycle-to-cycle jitter		250	ps
	Input duty cycle over 10,000 cycles	40%	60%	
f <sub>mod</sub>	Input frequency modulation,	30	33	kHz
	Modulation index, nonlinear maximum 0.5%		0.6%	
	Phase detector input cycle time (PCLKM and SYNCLKN)	30	100	ns
SR	Input slew rate	1	4	V/ns
	Input duty cycle (PCLKM and SYNCLKN)	25%	75%	

# **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS <sup>(1)</sup>		MIN	TYP <sup>(2)</sup>	MAX	UNIT
V <sub>O(STOP)</sub>	Output voltage during	CLK Stop (STOPB = 0)	See Figure 1	See Figure 1			2	
V <sub>O(X)</sub>	Output crossing-point	voltage	See Figure 1 and Fig	1.3		1.8	V	
Vo	Output voltage swing		See Figure 1		0.4		0.6	V
V <sub>IK</sub>	Input clamp voltage		VDD = 3.135 V,	I <sub>I</sub> = -18 mA			-1.2	V
			See Figure 1				2	
V <sub>OH</sub>	High-level output volt	age	V <sub>DD</sub> = min to max,	I <sub>OH</sub> = -1 mA	V <sub>DD</sub> - 0.1			V
			V <sub>DD</sub> = 3.135 V,	I <sub>OH</sub> = -16 mA	2.4			
			See Figure 1		1			
V <sub>OL</sub>	Low-level output volta	age	V <sub>DD</sub> = min to max,	I <sub>OH</sub> = 1 mA			0.1	V
			V <sub>DD</sub> = 3.135 V,	I <sub>OH</sub> = 16 mA			0.5	
			V <sub>DD</sub> = 3.135 V,	$V_{O} = 1 V$	-32	-52		
I <sub>OH</sub>	High-level output curr	ent	V <sub>DD</sub> = 3.3 V,	V <sub>O</sub> = 1.65 V		-51		mA
			V <sub>DD</sub> = 3.465 V,	V <sub>O</sub> = 3.135 V		-14.5	-21	
			V <sub>DD</sub> = 3.135 V,	V <sub>O</sub> = 1.95 V	43	61.5		
I <sub>OL</sub>	Low-level output current		V <sub>DD</sub> = 3.3 V,	V <sub>O</sub> = 1.65 V		65		mA
			V <sub>DD</sub> = 3.465 V,	$V_{O} = 0.4 V$		25.5	36	
l <sub>oz</sub>	High-impedance-state	e output current	S0 = 0, S1 = 1			±10	μΑ	
I <sub>OZ(STOP)</sub>	High-impedance-state CLK stop	e output current during	Stop = 0, $V_0$ = GND			±100	μA	
I <sub>OZ(PD)</sub>	High-impedance-state	e output current in	PWRDNB = 0, $V_0$ =	-10		100	μΑ	
1	High-level input	REFCLK, PCLKM, SYNCLKN, STOPB	V <sub>DD</sub> = 3.465 V,	$V_{I} = V_{DD}$			10	۸
IIH	current	PWRDNB, S0, S1, S2, MULT0, MULT1	$v_{DD} = 3.465 v_{,}$	$v_{I} = v_{DD}$			10	μA
	Low-level input	REFCLK, PCLKM, SYNCLKN, STOPB					-10	
IIL	current	PWRDNB, S0, S1, S2, MULT0, MULT1	V <sub>DD</sub> = 3.465 V,	$V_{I} = 0$			-10	μA
7	Quitaut impodor	High state	R <sub>I</sub> at I <sub>O</sub> - 14.5 mA to	–16.5 mA	15	35	50	0
Z <sub>O</sub>	Output impedance	Low state	R <sub>I</sub> at I <sub>O</sub> 14.5 mA to 1	6.5 mA	11	17	35	Ω
	Deference			PWRDNB = 0			50	μA
	Reference current	VDDIR, VDDIPD	V <sub>DD</sub> = 3.465 V	PWRDNB = 1			0.5	mA
CI	Input capacitance		$V_{I} = V_{DD}$ or GND			2		pF
Co	Output capacitance		$V_0 = V_{DD}$ or GND			3		pF
I <sub>DD(PD)</sub>	Supply current in pwo	per-down state	REFCLK = 0 MHz to PWDNB = 0, STOPE				100	μA
IDD(CLKSTOP)	Supply current in CL	K stop state	BUSCLK configured	for 400 MHz			30	mA
I <sub>DD(NORMAL)</sub>	Supply current in nor	mal state	BUSCLK = 400 MHz	<u>.</u>			70	mA

(1) (2)  $V_{DD}$  refers to any of the following;  $V_{DD}$ ,  $V_{DD}IPD$ ,  $V_{DD}IR$ ,  $V_{DD}O$ ,  $V_{DD}C$ , and  $V_{DD}P$  All typical values are at  $V_{DD}$  = 3.3 V,  $T_A$  = 25°C.

## SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>c(out)</sub>	Clock output cycle time				2.5		3.75	ns
			267 MHz				80	
	Total cycle jitter over 1, 2,	Infinite and stopped	300 MHz				70	
t <sub>(jitter)</sub>	3, 4, 5, or 6 clock cycles	phase alignment	356 MHz	- See Figure 3			60	ps
			400 MHz				50	
t <sub>(phase)</sub>	Phase detector phase error	for distributed loop		Static phase error <sup>(2)</sup>	-100		100	ps
t <sub>(phase, SSC)</sub>	PLL output phase error whe	PLL output phase error when tracking SSC		Dynamic phase error <sup>(2)</sup>	-100		100	ps
	Output duty cycle over 10,000 cycles		See Figure 4	45%		55%		
			267 MHz				80	
	Output cycle-to-cycle duty	Infinite and stopped	300 MHz	See Figure 5			70	
t <sub>(DC, err)</sub>	cycle error	phase alignment	356 MHz				60	ps
			400 MHz				50	
t <sub>r</sub> , t <sub>f</sub>	Output rise and fall times (r voltage)			See Figure 7	160		400	ps
Δt	Difference between rise and (20%–80%)  t <sub>r</sub> – t <sub>r</sub>	d fall times on a single	device	See Figure 7			100	ps

(1) All typical values are at V\_{DD} = 3.3 V, T\_A = 25 ^{\circ}C. (2) Assured by design

#### STATE TRANSITION LATENCY SPECIFICATIONS

	PARAMETER	FROM	то	TEST CONDITIONS	MIN	<b>TYP</b> <sup>(1)</sup>	МАХ	UNIT
t <sub>(powerup)</sub>	$_{\text{powerup})}$ Delay time, PWRDNB <sup>↑</sup> to CLK/CLKB output settled (excluding t <sub>(DISTLOCK)</sub> )		Normal	See Figure 8			3	ms
	Delay time, PWRDNB↑ to internal PLL and clock are on and settled	Powerdown	nomai				3	1115
t <sub>(VDDpowerup)</sub>	Delay time, power up to CLK/CLKB output settled	N/	Normal	See Figure 8			3	
	Delay time, power up to internal PLL and clock are on and settled	V <sub>DD</sub>	Normai				3	ms
t <sub>(MULT)</sub>	MULT0 and MULT1 change to CLK/CLKB output resettled (excluding t <sub>(DISTLOCK)</sub> )	Normal	Normal	See Figure 9			1	ms
t <sub>(CLKON)</sub>	STOPB <sup>↑</sup> to CLK/CLKB glitch-free clock edges	CLK Stop	Normal	See Figure 10			10	ns
t <sub>(CLKSETL)</sub>	STOPB <sup>↑</sup> to CLK/CLKB output settled to within 50 ps of the phase before STOPB was disabled	CLK Stop	Normal	See Figure 10			20	cycles
t <sub>(CLKOFF)</sub>	STOPB $\downarrow$ to CLK/CLKB output disabled	Normal	CLK Stop	See Figure 10			5	ns
t <sub>(powerdown)</sub>	Delay time, PWRDNB↓ to the device in the power-down mode	Normal	Powerdown	See Figure 8			1	ms
t <sub>(STOP)</sub>	Maximum time in CLKSTOP (STOPB = 0) before reentering normal mode (STOPB = 1)	STOPB	Normal	See Figure 10			100	μs
t <sub>(ON)</sub>	Minimum time in normal mode (STOPB = 1) before reentering CLKSTOP (STOPB = 0)	Normal	CLK Stop	See Figure 10	100			ms
t(distlock)	Time from when CLK/CLKB output is settled to when the phase error between SYNCLKN and PCLKM falls within $t_{(phase)}$	Unlocked	Locked				5	ms

(1) All typical values are at  $V_{DD}$  = 3.3 V,  $T_A$  = 25°C.

#### PARAMETER MEASUREMENT INFORMATION






Figure 1. Test Load and Voltage Definitions ( $V_{O(STOP)}$ ,  $V_{O(X)}$ ,  $V_{O}$ ,  $V_{OH}$ ,  $V_{OL}$ )




Cycle-to-cycle jitter =  $|t_{c(1)} - t_{c(2)}|$  over 10000 consecutive cycles

Figure 2. Cycle-to-Cycle Jitter



Cycle-to-cycle jitter =  $|t_{c(3)} - t_{c(4)}|$  over 10000 consecutive cycles

#### Figure 3. Short Term Cycle-to-Cycle Jitter Over Four Cycles



Duty cycle =  $(t_{pd(1)}/t_{c(5)})$ 

Figure 4. Output Duty Cycle

#### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 8. PWRDNB Transition Timings





Figure 9. MULT Transition Timings

# PARAMETER MEASUREMENT INFORMATION (continued)







## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDCR83ADBQR	ACTIVE	SSOP	DBQ	24	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CDCR83A	Samples
CDCR83ADBQRG4	ACTIVE	SSOP	DBQ	24	2500	TBD	Call TI	Call TI	-40 to 85		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM




TEXAS

STRUMENTS

## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Package	F
*All dimensions are nominal			

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	` '	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCR83ADBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CDCR83ADBQR	SSOP	DBQ	24	2500	356.0	356.0	35.0	

DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated