









DLP160AP DLPS226B - NOVEMBER 2021 - REVISED MAY 2022

DLP160AP 0.16 QnHD DMD

1 Features

- Ultra-compact 0.16-inch (3.965-mm) diagonal micromirror array
 - Displays 320 × 180 resolution
 - 5.4 µm micromirror pitch
 - 17° micromirror tilt (relative to flat surface)
 - Side illumination for optimal efficiency and optical engine size
 - Polarization independent aluminum micromirror surface
- 4-Bit SubLVDS input data bus
- Dedicated DLPC3420 display controller and DLPA2000 or DLPA2005 PMIC/LED driver for reliable operation

2 Applications

- Display:
 - Ultra-mobile, ultra-low power pico projectors
 - Phone, tablet and laptop
 - Smart display
 - Smart home
 - Augmented reality glasses
 - Informational display

3 Description

The DLP160AP digital micromirror device (DMD) is a digitally controlled micro-opto-electromechanical system (MOEMS) spatial light modulator (SLM). When coupled to an appropriate optical system, the DLP160AP DMD displays a crisp and high-quality image or video. DLP160AP is part of the chipset comprising the DLP160AP DMD and DLPC3420 controller. This chipset is also supported by the DLPA2000 or DLPA2005 PMIC/LED driver. The compact physical size of the DLP160AP is well-suited for portable equipment where small form factor and low power is important. The compact DLP160AP DMD coupled with the controller and PMIC/LED driver provides a complete system solution that enables small form factor, low power, and high image quality displays.

Visit the getting started with TI DLP®Pico™ display technology page to learn how to get started with the DLP160AP DMD.

The DLP160AP includes established resources to help the user accelerate the design cycle, which include production-ready optical modules, optical module manufacturers, and design houses.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
DLP160AP	FQT (35)	13.39 mm × 4.97 mm × 3.18 mm

For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Application






Table of Contents

1 Features 1 2 Applications 1 3 Description 1 4 Revision History 2 5 Pin Configuration and Functions 3 6 Specifications 6 6.1 Absolute Maximum Ratings 6 6.2 Storage Conditions 6	7.5 Optical Interface and System Image Quality Considerations	24 25 29 29
6.3 ESD Ratings	9.1 Power Supply Power-Up Procedure	
6.5 Thermal Information10	9.3 Power Supply Sequencing Requirements	
6.6 Electrical Characteristics10	10 Layout3	35
6.7 Timing Requirements11	10.1 Layout Guidelines3	35
6.8 Switching Characteristics16	10.2 Layout Example3	
6.9 System Mounting Interface Loads	11 Device and Documentation Support3	36
6.10 Micromirror Array Physical Characteristics18	11.1 Device Support3	36
6.11 Micromirror Array Optical Characteristics 19	11.2 Receiving Notification of Documentation Updates 3	36
6.12 Window Characteristics21	11.3 Support Resources3	36
6.13 Chipset Component Usage Specification21	11.4 Trademarks3	36
7 Detailed Description22	11.5 Electrostatic Discharge Caution3	37
7.1 Overview22	11.6 Glossary3	37
7.2 Functional Block Diagram22	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description23	Information3	37
7.4 Device Functional Modes23		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (November 2021) to Revision B (May 2022)	Page
Updated Absolute Maximum Ratings disclosure to the latest TI standard	6
Updated Micromirror Array Optical Characteristics	19
Added Third-Party Products Disclaimer	36
Changes from Revision * (November 2021) to Revision A (January 2022)	Page
Changed the device status from Advance Information to Production Data	1



5 Pin Configuration and Functions

Figure 5-1. FQT Package 35-Pin




Table 5-1. Connector Pins

PI	N ⁽¹⁾					PACKAGE NET
NAME	NO.	TYPE	SIGNAL	DATA RATE	DESCRIPTION	LENGTH (mm) ⁽²⁾
DATA INPUTS	1		<u> </u>			
D_N(0)	A2	1	SubLVDS	Double	Data, negative	1.91
D_N(1)	A4	1	SubLVDS	Double	Data, negative	3.6
D_N(2)	D4	1	SubLVDS	Double	Data, negative	3.28
D_N(3)	E2	I	SubLVDS	Double	Data, negative	1.67
D_P(0)	A3	I	SubLVDS	Double	Data, positive	2.03
D_P(1)	B4	I	SubLVDS	Double	Data, positive	3.7
D_P(2)	E4	1	SubLVDS	Double	Data, positive	3.39
D_P(3)	E3	I	SubLVDS	Double	Data, positive	1.77
DCLK_N	C3	1	SubLVDS	Double	Clock, negative	2.29
DCLK_P	C4	1	SubLVDS	Double	Clock, positive	2.4
CONTROL INPUT	S	1	1	'	1	1
LS_WDATA	C12	I	LPSDR	Single	Write data for low- speed interface	1.55
LS_CLK	C13	I	LPSDR	Single	Clock for low- speed interface	1.65
DMD_DEN_ARST Z	D12	I	LPSDR	Single	Asynchronous reset DMD signal. A low signal places the DMD in reset. A high signal releases the DMD from reset and places it in active mode.	1.57
LS_RDATA	D13	0	LPSDR	Single		1.43
POWER					•	
V _{BIAS} ⁽³⁾	A13	Power			Supply voltage for positive bias level at micromirrors	



Table 5-1. Connector Pins (continued)

	PIN ⁽¹⁾					PACKAGE NET
NAME	NO.	TYPE	SIGNAL	DATA RATE	DESCRIPTION	LENGTH (mm) ⁽²⁾
V _{OFFSET} ⁽³⁾	E13	Power			Supply voltage for HVCMOS core logic. Supply voltage for stepped high level at micromirror address electrodes. Supply voltage for offset level at micromirrors.	
V _{RESET} (3)	A14	Power			Supply voltage for negative reset level at micromirrors.	
V_{DD}	B12	Power			Supply voltage	
V_{DD}	B14	Power			for LVCMOS core logic. Supply voltage for	
V_{DD}	C1	Power				
V_{DD}	C14	Power			LPSDR inputs. Supply voltage for	
V_{DD}	C2	Power			normal high level	
V_{DD}	E14	Power			at micromirror address electrodes.	
V_{DDI}	B1	Power			Supply voltage	
V_{DDI}	D1	Power			for SubLVDS receivers.	
V_{SS}	A1	Ground			Common return.	
V_{SS}	A12	Ground			Ground for all power.	
V_{SS}	B13	Ground				
V _{SS}	B2	Ground				
V_{SS}	В3	Ground				
V_{SS}	D14	Ground				
V _{SS}	D2	Ground				
V _{SS}	D3	Ground				
V_{SS}	E1	Ground				
V _{SS}	E12	Ground				

- (1) Low speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, Low Power Double Data Rate (LPDDR). See JESD209B.
- (2) Net trace lengths inside the package:
 - Relative dielectric constant for the FQP ceramic package is 9.8.
 - Propagation speed = 11.8 / sqrt (9.8) = 3.769 in/ns.
 - Propagation delay = 0.265 ns/inch = 265 ps/in = 10.43 ps/mm.
- (3) The following power supplies are all required to operate the DMD: V_{DD}, V_{DDI}, V_{OFFSET}, V_{BIAS}, V_{RESET}. All V_{SS} connections are also required.

Table 5-2. Test Pads

NUMBER	SYSTEM BOARD
A5	Do not connect
A6	Do not connect
A7	Do not connect
A8	Do not connect
А9	Do not connect

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



Table 5-2. Test Pads (continued)

NUMBER	SYSTEM BOARD
A10	Do not connect
A11	Do not connect



6 Specifications

6.1 Absolute Maximum Ratings

see (1)

			MIN	MAX	UNIT
	V _{DD}	Supply voltage for LVCMOS core logic ⁽²⁾ Supply voltage for LPSDR low speed interface	-0.5	2.3	V
	V _{DDI}	Supply voltage for SubLVDS receivers ⁽²⁾	-0.5	2.3	V
	V _{OFFSET}	Supply voltage for HVCMOS and micromirror electrode ⁽²⁾ (3)	-0.5	11	V
Supply voltage	V _{BIAS}	Supply voltage for micromirror electrode ⁽²⁾	-0.5	19	V
	V _{RESET}	Supply voltage for micromirror electrode ⁽²⁾	-15	0.5	V
	V _{DDI} -V _{DD}	Supply voltage delta (absolute value) ⁽⁴⁾		0.3	V
	V _{BIAS} -V _{OFFSET}	Supply voltage delta (absolute value) ⁽⁵⁾		11	V
	V _{BIAS} -V _{RESET}	Supply voltage delta (absolute value) ⁽⁶⁾		34	V
Innut voltage	Input voltage for other inp	outs LPSDR ⁽²⁾	-0.5	V _{DD} + 0.5	V
Input voltage	Input voltage for other inp	outs SubLVDS ^{(2) (7)}	-0.5	V _{DDI} + 0.5	V
Input pins	V _{ID}	SubLVDS input differential voltage (absolute value) ⁽⁷⁾		810	mV
Imput pins	I _{ID}	SubLVDS input differential current		10	mA
Clock	$f_{ m clock}$	Clock frequency for low speed interface LS_CLK		130	MHz
frequency	$f_{ m clock}$	Clock frequency for high speed interface DCLK		620	MHz
	T and T	Temperature – operational (8)	-20	90	°C
	T _{ARRAY} and T _{WINDOW}	Temperature – non-operational ⁽⁸⁾	-40	90	°C
Environmental	T _{DELTA}	Absolute temperature delta between any point on the window edge and the ceramic test point TP1 ⁽⁹⁾		30	°C
	T _{DP}	Dew Point - operating and non-operating		81	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values are with respect to the ground terminals (V_{SS}). The following power supplies are all required to operate the DMD: V_{DD}, V_{DDI}, V_{OFFSET}, V_{BIAS}, and V_{RESET}. All V_{SS} connections are also required.
- (3) V_{OFFSET} supply transients must fall within specified voltages.
- (4) Exceeding the recommended allowable absolute voltage difference between V_{DDI} and V_{DD} may result in excessive current draw.
- (5) Exceeding the recommended allowable absolute voltage difference between V_{BIAS} and V_{OFFSET} may result in excessive current draw.
- 6) Exceeding the recommended allowable absolute voltage difference between V_{BIAS} and V_{RESET} may result in excessive current draw.
- (7) This maximum input voltage rating applies when each input of a differential pair is at the same voltage potential. Sub-LVDS differential inputs must not exceed the specified limit or damage may result to the internal termination resistors.
- (8) The highest temperature of the active array (as calculated by the Section 7.6) or of any point along the window edge is defined in Figure 7-1. The location of thermal test point TP2 in Figure 7-1 is intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.
- (9) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in Figure 7-1. The window test point TP2 shown in Figure 7-1 is intended to result in the worst case delta. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.

6.2 Storage Conditions

Applicable for the DMD as a component or non-operating in a system.

		MIN	MAX	UNIT
T _{DMD}	DMD storage temperature	-40	85	°C
T _{DP}	Average dew point temperature (non-condensing) (1)		24	°C
T _{DP-ELR}	Elevated dew point temperature range (non-condensing) (2)	28	36	°C
CT _{ELR}	Cumulative time in elevated dew point temperature range		6	months

(1) The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.

(2) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT_{ELR}.

6.3 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.4 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾ (2)

	s an temperature range (unless etherwise nessa)	MIN	NOM	MAX	UNIT
SUPPLY VOLTAGE	RANGE ⁽³⁾				
V_{DD}	Supply voltage for LVCMOS core logic Supply voltage for LPSDR low-speed interface	1.65	1.8	1.95	V
V_{DDI}	Supply voltage for SubLVDS receivers	1.65	1.8	1.95	V
V _{OFFSET}	Supply voltage for HVCMOS and micromirror electrode ⁽⁴⁾	9.5	10	10.5	V
V _{BIAS}	Supply voltage for micromirror electrode	17.5	18	18.5	V
V _{RESET}	Supply voltage for micromirror electrode	-14.5	-14	-13.5	V
V _{DDI} -V _{DD}	Supply voltage delta (absolute value) ⁽⁵⁾			0.3	V
V _{BIAS} -V _{OFFSET}	Supply voltage delta (absolute value) ⁽⁶⁾			10.5	V
V _{BIAS} -V _{RESET}	Supply voltage delta (absolute value) ⁽⁷⁾			33	V
CLOCK FREQUENC	CY				
$f_{ m clock}$	Clock frequency for low speed interface LS_CLK ⁽⁸⁾	108		120	MHz
$f_{ m clock}$	Clock frequency for high speed interface DCLK ⁽⁹⁾	300		540	MHz
	Duty cycle distortion DCLK	44%		56%	
SUBLVDS INTERFA	NCE ⁽⁹⁾	,			
V _{ID}	SubLVDS input differential voltage (absolute value). See Figure 6-8, Figure 6-9	150	250	350	mV
V _{CM}	Common mode voltage. See Figure 6-8, Figure 6-9	700	900	1100	mV
V _{SUBLVDS}	SubLVDS voltage. See Figure 6-8, Figure 6-9	575		1225	mV
Z _{LINE}	Line differential impedance (PWB/trace)	90	100	110	Ω
Z _{IN}	Internal differential termination resistance. See Figure 6-10	80	100	120	Ω
	100-Ω differential PCB trace	6.35		152.4	mm



6.4 Recommended Operating Conditions (continued)

Over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	NOM MAX	UNIT
ENVIRONMENTA	AL			
T _{ARRAY}	Array Temperature – long-term operational ⁽¹⁰⁾ (11) (12) (13)	0	40 to 70 ⁽¹²⁾	°C
	Array Temperature – short-term operational, 25 hr max ⁽¹¹⁾	-20	-10	°C
	Array Temperature – short-term operational, 500 hr max ⁽¹¹⁾ (14)	-10	0	°C
	Array Temperature – short-term operational, 500 hr max ⁽¹¹⁾ (14)	70	75	°C
T _{WINDOW}	Window Temperature – operational ⁽¹⁵⁾ (16)		90	°C
T _{DELTA}	Absolute temperature delta between any point on the window edge and the ceramic test point TP1 ⁽¹⁷⁾		15	°C
T _{DP-AVG}	Average dew point temperature (non-condensing) (18)		24	°C
T _{DP-ELR}	Elevated dew point temperature range (non-condensing) (19)	28	36	°C
CT _{ELR}	Cumulative time in elevated dew point temperature range		6	months
ILL _{UV}	Illumination wavelengths < 420 nm ⁽¹⁰⁾		0.68	mW/cm ²
ILL _{VIS}	Illumination wavelengths between 420 nm and 700 nm		Thermally Limited	
ILL _{IR}	Illumination wavelengths > 700 nm		10	mW/cm ²
ILL _θ	Illumination marginal ray angle ⁽¹⁵⁾	,	55	degrees

- (1) The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by the Section 6.4. No level of performance is implied when operating the device above or below the Section 6.4 limits.
- (2) The following power supplies are all required to operate the DMD: V_{DD}, V_{DDI}, V_{OFFSET}, V_{BIAS}, and V_{RESET}. All V_{SS} connections are also required.
- (3) All voltage values are with respect to the ground pins (V_{SS}).
- (4) V_{OFFSET} supply transients must fall within specified max voltages.
- (5) To prevent excess current, the supply voltage delta $|V_{DDI} V_{DD}|$ must be less than the specified limit.
- (6) To prevent excess current, the supply voltage delta |V_{BIAS} V_{OFFSET}| must be less than the specified limit.
- (7) To prevent excess current, the supply voltage delta |V_{BIAS} V_{RESET}| must be less than the specified limit.
- (8) LS CLK must run as specified to ensure internal DMD timing for reset waveform commands.
- (9) Refer to the SubLVDS timing requirements in Section 6.7.
- (10) Simultaneous exposure of the DMD to the maximum Recommended Operating Conditions for temperature and UV illumination will reduce device lifetime.
- (11) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in Figure 7-1 and the package thermal resistance using Section 7.6.
- (12) Per Figure 6-1, the maximum operational array temperature should be derated based on the micromirror landed duty cycle that the DMD experiences in the end application. Refer to Section 7.7 for a definition of micromirror landed duty cycle.
- (13) Long-term is defined as the usable life of the device.
- (14) Short-term is the total cumulative time over the useful life of the device.
- (15) The maximum marginal ray angle of the incoming illumination light at any point in the micromirror array, including at the pond of micromirrors (POM), should not exceed 55 degrees from the normal to the device array plane. The device window aperture has not necessarily been designed to allow incoming light at higher maximum angles to pass to the micromirrors, and the device performance has not been tested nor qualified at angles exceeding this. Illumination light exceeding this angle outside the micromirror array (including POM) will contribute to thermal limitations described in this document and may negatively affect lifetime.
- (16) Window temperature is the highest temperature on the window edge shown in Figure 7-1. The location of thermal test point TP2 in Figure 7-1 is intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.
- (17) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge shown in Figure 7-1. The window test point TP2 shown in Figure 7-1 is intended to result in the worst-case delta temperature. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.
- (18) The average over time (including storage and operating) that the device is not in the 'elevated dew point temperature range'.
- (19) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT_{ELR}.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




Figure 6-1. Maximum Recommended Array Temperature – Derating Curve



6.5 Thermal Information

THERMAL METRIC ⁽¹⁾		DLP160AP	
		FQT	UNIT
		35 PINS	
Thermal resistance	Active area to test point 1 (TP1) ⁽¹⁾	13	°C/W

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the package within the temperature range specified in the Section 6.4. The total heat load on the DMD is largely driven by the incident light absorbed by the active area, although other contributions include light energy absorbed by the window aperture and electrical power dissipated by the array. Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.

6.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS ⁽²⁾	MIN	TYP	MAX	UNIT
CURREN	Г					
	(3) (4)	V _{DD} = 1.95 V			50	^
I _{DD}	Supply current: V _{DD} ^{(3) (4)}	V _{DD} = 1.8 V		38		mA
	(3) (4)	V _{DDI} = 1.95 V			12	^
I _{DDI}	Supply current: V _{DDI} ⁽³⁾ ⁽⁴⁾	V _{DDI} = 1.8 V		8		mA
	(5) (6)	V _{OFFSET} = 10.5 V			1	Λ
I _{OFFSET}	Supply current: V _{OFFSET} (5) (6)	V _{OFFSET} = 10 V		0.9		mA
1	Supply ourrent: V (5) (6)	V _{BIAS} = 18.5 V			0.2	mΛ
I _{BIAS}	Supply current: V _{BIAS} ⁽⁵⁾ ⁽⁶⁾	V _{BIAS} = 18 V		0.18		mA
	Supply current: V _{RESET} ⁽⁶⁾	V _{RESET} = -14.5 V			-0.9	mA
RESET	Supply current. V _{RESET}	V _{RESET} = -14 V		-0.8		MA
POWER ⁽⁷)					
Б	Supply power discipation: V (3) (4)	V _{DD} = 1.95 V			97.5	144
P_{DD}	Supply power dissipation: V _{DD} ⁽³⁾ ⁽⁴⁾	V _{DD} = 1.8 V		68.4		mW
П	Supply power dissipation: V (3) (4)	V _{DDI} = 1.95 V			23.4	mW
P_{DDI}	Supply power dissipation: V _{DDI} ⁽³⁾ ⁽⁴⁾	V _{DD} = 1.8 V		14.4		IIIVV
P _{OFFSET} Supply power dissipation: V _{OFFSET}	Supply power dissipation: V _{OFFSET} (5)	V _{OFFSET} = 10.5 V			10.5	\^/
	(6)	V _{OFFSET} = 10 V		9		mW
Б	Supply power dissipation: V (5) (6)	V _{BIAS} = 18.5 V			3.7	m\//
P _{BIAS}	Supply power dissipation: V _{BIAS} ⁽⁵⁾ (6)	V _{BIAS} = 18 V		3.2		mW
D	Complete and display the second	V _{RESET} = -14.5 V			13.1	\^/
P _{RESET}	Supply power dissipation: V _{RESET} (6)	V _{RESET} = -14 V		11.2		mW
P _{TOTAL}	Supply power dissipation: Total			106	148	mW
LPSDR IN	IPUT ⁽⁸⁾					
V _{IH(DC)}	DC input high voltage ⁽⁹⁾		0.7 × V _{DD}		V _{DD} + 0.3	V
V _{IL(DC)}	DC input low voltage ⁽⁹⁾		-0.3		0.3 × V _{DD}	V
V _{IH(AC)}	AC input high voltage ⁽⁹⁾		0.8 × V _{DD}		V _{DD} + 0.3	V
V _{IL(AC)}	AC input low voltage ⁽⁹⁾		-0.3		0.2 × V _{DD}	V
ΔV_T	Hysteresis (V _{T+} – V _{T-})	Figure 6-10	0.1 × V _{DD}		0.4 × V _{DD}	V
I _{IL}	Low-level input current	V _{DD} = 1.95 V; V _I = 0 V	-100			nA
I _{IH}	High-level input current	V _{DD} = 1.95 V; V _I = 1.95 V			100	nA
LPSDR O	UTPUT ⁽¹⁰⁾		•			
V _{OH}	DC output high voltage	I _{OH} = –2 mA	0.8 × V _{DD}			V
V _{OL}	DC output low voltage	I _{OL} = 2 mA			0.2 × V _{DD}	V

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

6.6 Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS(2)	MIN	TYP MAX	UNIT
CAPACITA	ANCE				
C	Input capacitance LPSDR	f = 1 MHz		10	pF
C _{IN}	Input capacitance SubLVDS	f = 1 MHz		10	pF
C _{OUT}	Output capacitance	f = 1 MHz		10	pF
C _{RESET}	Reset group capacitance	f = 1 MHz; (640 ×360 micromirrors)	90	140	pF

- (1) Device electrical characteristics are over Section 6.4 unless otherwise noted.
- (2) All voltage values are with respect to the ground pins (V_{SS}).
- (3) To prevent excess current, the supply voltage delta $|V_{DDI} V_{DD}|$ must be less than the specified limit.
- (4) Supply power dissipation based on non-compressed commands and data.
- (5) To prevent excess current, the supply voltage delta |V_{BIAS} V_{OFFSET}| must be less than the specified limit.
- (6) Supply power dissipation based on 3 global resets in 300 μs.
- (7) The following power supplies are all required to operate the DMD: V_{DD}, V_{DDI}, V_{OFFSET}, V_{BIAS}, V_{RESET}. All V_{SS} connections are also required.
- (8) LPSDR specifications are for pins LS CLK and LS WDATA.
- (9) Low-speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, Low-Power Double Data Rate (LPDDR) JESD209B.
- (10) LPSDR specification is for pin LS_RDATA.

6.7 Timing Requirements

Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.

		· •	MIN	NOM N	IAX	UNIT
LPSDR						
t _r	Rise slew rate ⁽¹⁾	(30% to 80%) × V _{DD} , Figure 6-3	1		3	V/ns
t_f	Fall slew rate ⁽¹⁾	(70% to 20%) × V _{DD} , Figure 6-3	1		3	V/ns
t _r	Rise slew rate ⁽²⁾	(20% to 80%) × V _{DD} , Figure 6-3	0.25			V/ns
t_f	Fall slew rate ⁽²⁾	(80% to 20%) × V _{DD} , Figure 6-3	0.25			V/ns
t _c	Cycle time LS_CLK	Figure 6-2	7.7	8.3		ns
t _{W(H)}	Pulse duration LS_CLK high	50% to 50% reference points, Figure 6-2	3.1			ns
t _{W(L)}	Pulse duration LS_CLK low	50% to 50% reference points, Figure 6-2	3.1			ns
t _{su}	Setup time	LS_WDATA valid before LS_CLK ↑, Figure 6-2	1.5			ns
t _h	Hold time	LS_WDATA valid after LS_CLK ↑, Figure 6-2	1.5			ns
t _{WINDOW}	Window time ⁽¹⁾ (3)	Setup time + hold time, Figure 6-2	3			ns
t _{DERATING}	Window time derating ^{(1) (3)}	For each 0.25 V/ns reduction in slew rate below 1 V/ns, Figure 6-5		0.35		ns
SubLVDS			1			
t _r	Rise slew rate	20% to 80% reference points, Figure 6-4	0.7	1		V/ns
t_f	Fall slew rate	80% to 20% reference points, Figure 6-4	0.7	1		V/ns
t _c	Cycle time DCLK	Figure 6-6	1.79	1.85		ns
t _{W(H)}	Pulse duration DCLK high	50% to 50% reference points, Figure 6-6	0.79			ns
t _{W(L)}	Pulse duration DCLK low	50% to 50% reference points, Figure 6-6	0.79			ns
t _{su}	Setup time	D(0:7) valid before DCLK ↑ or DCLK ↓, Figure 6-6	Setup and Hol by t _{WINDOW}	d times are defi	ned	
t _h	Hold time	D(0:7) valid after DCLK ↑ or DCLK ↓, Figure 6-6	Setup and Hol by t _{WINDOW}	d times are defi	ned	
t _{WINDOW}	Window time	Setup time + hold time, Figure 6-6, Figure 6-7	0.3			ns




6.7 Timing Requirements (continued)

Device electrical characteristics are over *Recommended Operating Conditions* unless otherwise noted.

		MIN	NOM	MAX	UNIT
t _{LVDS-} ENABLE+REFGEN	Power-up receiver ⁽⁴⁾			2000	ns

- (1) Specification is for LS_CLK and LS_WDATA pins. Refer to LPSDR input rise slew rate and fall slew rate in Figure 6-3.
- (2) Specification is for DMD_DEN_ARSTZ pin. Refer to LPSDR input rise and fall slew rate in Figure 6-3.
- (3) Window time derating example: 0.5-V/ns slew rate increases the window time by 0.7 ns, from 3 to 3.7 ns.
- (4) Specification is for SubLVDS receiver time only and does not take into account commanding and latency after commanding.



Low-speed interface is LPSDR and adheres to the Section 6.6 and AC/DC Operating Conditions table in JEDEC Standard No. 209B, Low Power Double Data Rate (LPDDR) JESD209B.

Figure 6-2. LPSDR Switching Parameters




Figure 6-3. LPSDR Input Rise and Fall Slew Rate

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

Not to Scale





Figure 6-4. SubLVDS Input Rise and Fall Slew Rate






Figure 6-5. Window Time Derating Concept







Figure 6-6. SubLVDS Switching Parameters



Note: Refer to Section 7.3.3 for details.

Figure 6-7. High-Speed Training Scan Window




Figure 6-8. SubLVDS Voltage Parameters






Figure 6-9. SubLVDS Waveform Parameters




Figure 6-10. SubLVDS Equivalent Input Circuit




Figure 6-11. LPSDR Input Hysteresis





Figure 6-12. LPSDR Read Out



Data Sheet Timing Reference Point



See Section 7.3.4 for more information.

Figure 6-13. Test Load Circuit for Output Propagation Measurement

6.8 Switching Characteristics

Over operating free-air temperature range (unless otherwise noted). (1)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t _{PD}	Output propagation, clock to Q, rising edge of LS_CLK input to LS_RDATA output. See Figure 6-12.	C _L = 45 pF		15	ns
	Slew rate, LS_RDATA		0.5	,	V/ns
	Output duty cycle distortion, LS_RDATA		40%	60%	

(1) Device electrical characteristics are over Section 6.4 unless otherwise noted.



6.9 System Mounting Interface Loads

PARAMETER	MIN	NOM	MAX	UNIT
Maximum system mounting interface load to be applied to the:				
Thermal interface area ⁽¹⁾			42	N
Clamping and electrical interface area ⁽¹⁾			94	N

(1) Uniformly distributed within area shown in Figure 6-14.




Figure 6-14. System Interface Loads



6.10 Micromirror Array Physical Characteristics

		PARAMETER	VALUE	UNIT
	Number of active columns	See Figure 6-15	640 ⁽²⁾	micromirrors
	Number of active rows	See Figure 6-15	360 ⁽²⁾	micromirrors
ε	Micromirror (pixel) pitch	See Figure 6-16	5.4	μm
	Micromirror active array width	Micromirror pitch × number of active columns; see Figure 6-15	3.456	mm
	Micromirror active array height	Micromirror pitch × number of active rows; see Figure 6-15	1.944	mm
	Micromirror active border	Pond of micromirror (POM) ⁽¹⁾	20	micromirrors/side

- (1) The structure and qualities of the border around the active array include a band of partially functional micromirrors called the POM. These micromirrors are structurally or electrically prevented from tilting toward the bright or ON state, but still require an electrical bias to tilt toward OFF.
- (2) The DLP image processing in the DMD combined with limited input resolution for this chipset result in a 320 x 180 image resolution being displayed.




Figure 6-15. Micromirror Array Physical Characteristics




Figure 6-16. Mirror (Pixel) Pitch

6.11 Micromirror Array Optical Characteristics

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
Micromirror tilt and	gle	DMD landed state ⁽¹⁾		17		degree
Micromirror tilt and	gle tolerance ^{(2) (3) (4) (5)}		-1.4		1.4	degree
Micromirror tilt dire	action (6) (7)	Landed ON state		180		dograe
Wildreffill for the dire	ection (9) (1)	Landed OFF state		270		degree
Micromirror crossover time ⁽⁸⁾		Typical performance		1	3	
Micromirror switching time ⁽⁹⁾		Typical performance	10	-		μs
	Bright pixel(s) in active area	Gray 10 Screen (12)			0	
	Bright pixel(s) in the POM (13)	Gray 10 Screen (12)			1	
Image performance ⁽¹⁰⁾	Dark pixel(s) in the active area (14)	White Screen			4	micromirrors
	Adjacent pixel(s) (15)	Any Screen			0	
	Unstable pixel(s) in active area (16)	Any Screen			0	

- (1) Measured relative to the plane formed by the overall micromirror array.
- (2) Additional variation exists between the micromirror array and the package datums.
- (3) Represents the landed tilt angle variation relative to the nominal landed tilt angle.
- (4) Represents the variation that can occur between any two individual micromirrors, located on the same device or located on different devices.
- (5) For some applications, it is critical to account for the micromirror tilt angle variation in the overall system optical design. With some system optical designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some system optical designs, the micromirror tilt angle variation between devices may result in colorimetry variations, system efficiency variations, or system contrast variations.
- (6) When the micromirror array is landed (not parked), the tilt direction of each individual micromirror is dictated by the binary contents of the CMOS memory cell associated with each individual micromirror. A binary value of 1 results in a micromirror landing in the ON state direction. A binary value of 0 results in a micromirror landing in the OFF state direction. See Figure 6-17.
- (7) Micromirror tilt direction is measured as in a typical polar coordinate system: Measuring counter-clockwise from a 0° reference which is aligned with the +X Cartesian axis.
- (8) The time required for a micromirror to nominally transition from one landed state to the opposite landed state.
- (9) The minimum time between successive transitions of a micromirror.
- (10) Conditions of Acceptance: All DMD image quality returns will be evaluated using the following projected image test conditions:

Test set degamma shall be linear

Test set brightness and contrast shall be set to nominal

The diagonal size of the projected image shall be a minimum of 20 inches

The projections screen shall be 1X gain

The projected image shall be inspected from a 38 inch minimum viewing distance

The image shall be in focus during all image quality tests

- (11) Bright pixel definition: A single pixel or mirror that is stuck in the ON position and is visibly brighter than the surrounding pixels
- (12) Gray 10 screen definition: All areas of the screen are colored with the following settings:

Red = 10/255

Green = 10/255

Blue = 10/255

- (13) POM definition: Rectangular border of off-state mirrors surrounding the active area
- (14) Dark pixel definition: A single pixel or mirror that is stuck in the OFF position and is visibly darker than the surrounding pixels
- (15) Adjacent pixel definition: Two or more stuck pixels sharing a common border or common point, also referred to as a cluster
- (16) Unstable pixel definition: A single pixel or mirror that does not operate in sequence with parameters loaded into memory. The unstable pixel appears to be flickering asynchronously with the image






Figure 6-17. Landed Pixel Orientation and Tilt



6.12 Window Characteristics

PARAMETER ⁽¹⁾			NOM	MAX	UNIT
Window material			Corning Eagle XG		
Window refractive index			1.5119		
Window aperture				See (1)	
Illumination overfill				See (1)	
Window transmittance, single-pass	Minimum within the wavelength range 420 to 680 nm. Applies to all angles 0° to 30° AOI.	97%			
through both surfaces and glass	Average over the wavelength range 420 to 680 nm. Applies to all angles 30° to 45° AOI.	97%			

⁽¹⁾ See Section 7.5 for more information.

6.13 Chipset Component Usage Specification

Note

TI assumes no responsibility for image quality artifacts or DMD failures caused by optical system operating conditions exceeding limits described previously.

The DLP160AP is a component of one or more DLP chipsets. Reliable function and operation of the DLP160AP requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology consists of the TI technology and devices used for operating or controlling a DLP DMD.




7 Detailed Description

7.1 Overview

The is a 0.16-inch diagonal spatial light modulator of aluminum micromirrors. Pixel array size is 640 columns by 360 rows in a square grid pixel arrangement. The electrical interface is sub low voltage differential signaling (SubLVDS) data.

The is part of the chipset comprised of the DMD, the DLPC3420ZVB display controller, and the DLPA2000/2005 PMIC/LED driver. To ensure reliable operation, the DMD must always be used with the DLPC3420ZVB display controller and the DLPA2000/2005 PMIC/LED drivers.

7.2 Functional Block Diagram



Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Power Interface

The power management IC DLPA2000/2005 contains three regulated DC supplies for the DMD reset circuitry: V_{BIAS} , V_{RESET} and V_{OFFSET} , as well as the two regulated DC supplies for the DLPC3420ZVB controller.

7.3.2 Low-Speed Interface

The low speed interface handles instructions that configure the DMD and control reset operation. LS_CLK is the low-speed clock, and LS_WDATA is the low speed data input.

7.3.3 High-Speed Interface

The purpose of the high-speed interface is to transfer pixel data rapidly and efficiently, making use of high speed DDR transfer and compression techniques to save power and time. The high-speed interface is composed of differential SubLVDS receivers for inputs with a dedicated clock.

7.3.4 Timing

The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. Figure 6-13 shows an equivalent test load circuit for the output under test. Timing reference loads are not intended as a precise representation of any particular system environment or depiction of the actual load presented by a production test. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

7.4 Device Functional Modes

DMD functional modes are controlled by the DLPC3420ZVB controller. See the DLPC3420ZVB controller data sheet or contact a TI applications engineer.

7.5 Optical Interface and System Image Quality Considerations

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. Optimizing system optical performance and image quality strongly relate to optical system design parameter trades. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

7.5.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This angle should not exceed the nominal device mirror tilt angle unless appropriate apertures are added in the illumination and/or projection pupils to block out flat-state and stray light from the projection lens. The mirror tilt angle defines DMD capability to separate the ON optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the mirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle, objectionable artifacts in the display border and/or active area could occur.

7.5.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

7.5.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view and is sized to anticipate several optical operating

conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. The illumination optical system should be designed to limit the total light flux incident anywhere on the window aperture from exceeding approximately 10% of the total light flux in the active array. Depending on the particular optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.

7.6 Micromirror Array Temperature Calculation




Figure 7-1. DMD Thermal Test Points

Micromirror array temperature cannot be measured directly, therefore it must be computed analytically from measurement points on the outside of the package, the package thermal resistance, the electrical power, and the illumination heat load. The relationship between array temperature and the reference ceramic temperature (thermal test point TP1 in Figure 7-1) is provided by the following equations:

 $T_{ARRAY} = T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC})$

Q_{ARRAY} = Q_{ELECTRICAL} + Q_{ILLUMINATION}

 $Q_{ILLUMINATION} = (C_{L2W} \times SL)$

where

- T_{ARRAY} = Computed DMD array temperature (°C)
- T_{CERAMIC} = Measured ceramic temperature (°C), TP1 location in Figure 7-1
- R_{ARRAY-TO-CERAMIC} = Thermal resistance from array to TP1 on ceramic (°C/W) specified in Section 6.5
- Q_{ARRAY} = Total (electrical + absorbed) DMD power on array (W)
- Q_{ELECTRICAL} = Nominal DMD electrical power dissipation (W)
- C_{L2W} = Conversion constant for screen lumens to absorbed optical power on the DMD (W/lm) specified below
- SL = Measured ANSI screen lumens (Im)

Electrical power dissipation of the DMD is variable and depends on the voltages, data rates, and operating frequencies. Nominal electrical power dissipation to use when calculating array temperature is 0.07 W. Absorbed optical power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. Equations shown above are valid for a 1-chip DMD system with total projection efficiency through the projection lens from DMD to the screen of 87%.

The conversion constant C_{L2W} is based on the DMD micromirror array characteristics. The conversion constant assumes a spectral efficiency of 300 lm/W for the projected light and illumination distribution of 83.7% on the DMD active array, and 16.3% on the DMD array border and window aperture. The conversion constant is calculated to be 0.00266 W/lm.

Sample calculations for typical projection application:

 $T_{CFRAMIC} = 55^{\circ}C$ (measured)

SL = 100 lm (measured)

Q_{ELECTRICAL} = 0.07 W

 $C_{1.2W} = 0.00266 \text{ W/lm}$

 $Q_{ARRAY} = 0.07 \text{ W} + (0.00266 \text{ W/lm} \times 100 \text{ lm}) = 0.336 \text{ W}$

 $T_{ARRAY} = 55^{\circ}C + (0.336 \text{ W} \times 13.0^{\circ}\text{C/W}) = 59.4^{\circ}\text{C}$

7.7 Micromirror Landed-On/Landed-Off Duty Cycle

7.7.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the ON state versus the amount of time the same micromirror is landed in the OFF state.

As an example, a landed duty cycle of 100/0 indicates that the referenced pixel is in the ON state 100% of the time (and in the OFF state 0% of the time), whereas 0/100 would indicate that the pixel is in the OFF state 100% of the time. Likewise, 50/50 indicates that the pixel is ON 50% of the time and OFF 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (ON or OFF), the two numbers (percentages) always add to 100.

7.7.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the usable life of the DMD.

Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

7.7.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD temperature and landed duty cycle interact to affect the usable life of the DMD, and this interaction can be exploited to reduce the impact that an asymmetrical landed duty cycle has on the usable life of the DMD. The relationship between temperature and landed duty cycle is quantified in the de-rating curve shown in Figure 6-1. The importance of this curve is that:

- All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).
- All points below this curve represent higher usable life (and the further away from the curve, the higher the usable life).

In practice, this curve specifies the maximum operating DMD temperature that the DMD should be operated at for a given long-term average landed duty cycle.

7.7.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the landed duty cycle of a given pixel follows from the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel will experience close to a 100/0 landed duty cycle during that time period. Likewise, when displaying pure-black, the pixel will experience close to a 0/100 landed duty cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the landed duty cycle tracks one-to-one with the gray scale value, as shown in Table 7-1.

Table 7-1. Grayscale Value and Nominal Landed Duty Cycle

Grayscale Value	Landed Duty Cycle
0%	0/100
10%	10/90
20%	20/80
30%	30/70
40%	40/60
50%	50/50
60%	60/40
70%	70/30
80%	80/20
90%	90/10
100%	100/0

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color cycle time for each primary color, where "color cycle time" is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

During a given period of time, the landed duty cycle of a given pixel can be calculated as follows:

where

Red_Cycle_%, Green_Cycle_%, and Blue_Cycle_% represent the percentage of the frame time that red, green, and blue are displayed (respectively) to achieve the desired white point.

For example, assuming that the red, green and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the landed duty cycle for various combinations of red, green, blue color intensities would be as shown in Table 7-2.

Table 7-2. Example Nominal Landed Duty Cycle for Full-Color Pixels

Red Cycle	Green Cycle	Blue Cycle
Percentage	Percentage	Percentage
50%	20%	30%

Red Scale Value	Green Scale Value	Blue Scale Value	Landed Duty Cycle		
0%	0%	0%	0/100		
100%	0%	0%	50/50		
0%	100%	0%	20/80		
0%	0%	100%	30/70		
12%	0%	0%	6/94		
0%	35%	0%	7/93		
0%	0%	60%	18/82		
100%	100%	0%	70/30		
0%	100%	100%	50/50		
100%	0%	100%	80/20		
12%	35%	0%	13/87		
0%	35%	60%	25/75		
12%	0%	60%	24/76		
100%	100%	100%	100/0		

The last factor to account for in estimating the landed duty cycle is any applied image processing. Within the DLP controller DLPC3420ZVB, the two functions which affect the landed duty cycle are gamma and IntelliBright $^{\text{TM}}$.

Gamma is a power function of the form $Output_Level = A \times Input_Level^{Gamma}$, where A is a scaling factor that is typically set to 1.

In the DLPC3420ZVB controller, gamma is applied to the incoming image data on a pixel-by-pixel basis. A typical gamma factor is 2.2, which transforms the incoming data as shown in Figure 7-2.




Figure 7-2. Example of Gamma = 2.2



From Figure 7-2, if the gray scale value of a given input pixel is 40% (before gamma is applied), then gray scale value will be 13% after gamma is applied. Therefore, it can be seen that since gamma has a direct impact displayed gray scale level of a pixel, it also has a direct impact on the landed duty cycle of a pixel.

The content adaptive illumination control (CAIC) and local area brightness boost (LABB) of the IntelliBright algorithm also apply transform functions on the gray scale level of each pixel.

But while the amount of gamma applied to every pixel of every frame is constant (the exponent, gamma, is constant), CAIC and LABB are both adaptive functions that can apply different amounts of either boost or compression to every pixel of every frame.

Consideration must also be given to any image processing which occurs before the DLPC3420ZVB controller.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The DMDs are spatial light modulators which reflect incoming light from an illumination source to one of two directions, with the primary direction being into a projection or collection optic. Each application is derived primarily from the optical architecture of the system and the format of the data coming into the DLPC3420 controller. The new high tilt pixel in the side-illuminated DMD increases brightness performance and enables a smaller system footprint for thickness-constrained applications. Applications of interest include projection technology embedded in display devices like ultra low-power battery operated mobile accessory projectors, phones, tablets, ultra-mobile low-end Smart TVs, and virtual assistants.

DMD power-up and power-down sequencing is strictly controlled by the DLPA2000/2005. Refer to *Section 9* for power-up and power-down specifications. To ensure reliable operation, the DMD must always be used with the DLPC3420 display controller and a DLPA2000/2005 PMIC/LED driver.

8.2 Typical Application

A common application when using a DMD and a DLPC3420 is for creating a pico projector that can be used as an accessory to a smartphone, tablet, or a laptop. The DLPC3420 in the pico projector receives images from a multimedia front end within the product as shown in Figure 8-1.




Figure 8-1. Typical Application Diagram

8.2.1 Design Requirements

A pico projector is created by using a DLP chipset comprised of a DMD, a DLPC3420 controller, and a DLPA2000/2005 PMIC/LED driver. The DLPC3420 controller performs the digital image processing, the DLPA2000/2005 provides the needed analog functions for the projector, and the DMD is the display device for producing the projected image.

In addition to the three DLP chips in the chipset, other chips are needed. At a minimum a flash part is needed to store the DLPC3420 controller software.

The illumination light that is applied to the DMD is typically from red, green, and blue LEDs. These are often contained in three separate packages, but sometimes more than one color of LED die may be in the same package to reduce the overall size of the pico projector.

The DLPC3420 controller receives image data from the multimedia front end over a 24-bit parallel interface. An I²C interface should be connected from the multimedia front end for sending commands to the DLPC3420 controller for configuring the chipset for different features.

8.2.2 Detailed Design Procedure

For instructions on how to connect the DLPC3420 controller, the DLPA2000/2005, and the DMD together, see the reference design schematic. When a circuit board layout is created from this schematic a very small circuit board is possible. An example small board layout is included in the reference design data base. Layout guidelines should be followed to achieve a reliable projector.

The optical engine that has the LED packages and the DMD mounted to it is typically supplied by an optical OEM who specializes in designing optics for DLP projectors.

8.2.3 Application Curve

As the LED currents that are driven time-sequentially through the red, green, and blue LEDs are increased, the brightness of the projector increases. This increase is somewhat non-linear, and the curve for typical white screen lumens changes with LED currents is as shown in Figure 8-2. For the LED currents shown, it is assumed that the same current amplitude is applied to the red, green, and blue LEDs.




Figure 8-2. Luminance vs Current



9 Power Supply Recommendations

The following power supplies are all required to operate the DMD: V_{DD} , V_{DDI} , V_{OFFSET} , V_{BIAS} , and V_{RESET} . All V_{SS} connections are also required. DMD power-up and power-down sequencing is strictly controlled by the DLPA2000/2005 devices.

CAUTION

For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to the prescribed power-up and power-down procedures may affect device reliability.

 V_{DD} , V_{DDI} , V_{OFFSET} , V_{BIAS} , and V_{RESET} power supplies have to be coordinated during power-up and power-down operations. Failure to meet any of the below requirements will result in a significant reduction in the reliability and lifetime of the DMD. Refer to Figure 9-2. V_{SS} must also be connected.

9.1 Power Supply Power-Up Procedure

- During power-up, V_{DD} and V_{DDI} must always start and settle before V_{OFFSET}, V_{BIAS}, and V_{RESET} voltages are applied to the DMD.
- During power-up, it is a strict requirement that the delta between V_{BIAS} and V_{OFFSET} must be within the specified limit shown in Section 6.4. Refer to Figure 9-2 for power-up delay requirements.
- During power-up, the LPSDR input pins of the DMD shall not be driven high until after V_{DD} and V_{DDI} have settled at operating voltage.
- During power-up, there is no requirement for the relative timing of V_{RESET} with respect to V_{OFFSET} and V_{BIAS}.
 Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow the requirements listed previously and in Figure 9-1.

9.2 Power Supply Power-Down Procedure


- The power-down sequence is the reverse order of the previous power-up sequence. V_{DD} and V_{DDI} must be supplied until after V_{BIAS}, V_{RESET}, and V_{OFFSET} are discharged to within 4 V of ground.
- During power-down, it is not mandatory to stop driving V_{BIAS} prior to V_{OFFSET}, but it is a strict requirement that
 the delta between V_{BIAS} and V_{OFFSET} must be within the specified limit shown in Section 6.4 (Refer to Note 2
 for Figure 9-1).
- During power-down, the LPSDR input pins of the DMD must be less than V_{DDI}, the specified limit shown in Section 6.4.
- During power-down, there is no requirement for the relative timing of V_{RESET} with respect to V_{OFFSET} and V_{BIAS}.
- Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the requirements listed previously and in Figure 9-1.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



9.3 Power Supply Sequencing Requirements




- A. Refer to Table 9-1 and Figure 9-2 for critical power-up sequence delay requirements.
- B. To prevent excess current, the supply voltage delta |V_{BIAS} V_{OFFSET}| must be less than specified in *Section 6.4*. OEMs may find that the most reliable way to ensure this is to power V_{OFFSET} prior to V_{BIAS} during power-up and to remove V_{BIAS} prior to V_{OFFSET} during power-down. Refer to Table 9-1 and Figure 9-2 for power-up delay requirements.
- C. To prevent excess current, the supply voltage delta |V_{BIAS} V_{RESET}| must be less than the specified limit shown in Section 6.4.
- D. When system power is interrupted, the DLPA2000/2005 initiates hardware power-down that disables V_{BIAS}, V_{RESET} and V_{OFFSET} after the micromirror park sequence.
- E. Drawing is not to scale and details are omitted for clarity.

Figure 9-1. Power Supply Sequencing Requirements (Power Up and Power Down)



Table 9-1. Power-Up Sequence Delay Requirement

	PARAMETER	MIN	MAX	UNIT
t _{DELAY}	Delay requirement from V _{OFFSET} power up to V _{BIAS} power up	2		ms
V _{OFFSET}	Supply voltage level at beginning of power–up sequence delay (see Figure 9-2)		6	V
V _{BIAS}	Supply voltage level at end of power–up sequence delay (see Figure 9-2)		6	V



Refer to Table 9-1 for V_{OFFSET} and V_{BIAS} supply voltage levels during power-up sequence delay.

Figure 9-2. Power-Up Sequence Delay Requirement

10 Layout

10.1 Layout Guidelines

The DMD is connected to a PCB or a flex circuit using an interposer. For additional layout guidelines regarding length matching, impedance, etc. see the DLPC3420 controller datasheet. For a detailed layout example refer to the layout design files. Some layout guidelines for routing to the DMD are:

- Match lengths for the LS_WDATA and LS_CLK signals.
- Minimize vias, layer changes, and turns for the HS bus signals. Refer to Figure 10-1.
- Minimum of two 100-nF (25 V) capacitors one close to V_{BIAS} pin. Capacitors C4 and C8 in Figure 10-1.
- Minimum of two 100-nF (25 V) capacitors one close to each V_{RST} pin. Capacitors C3 and C7 in Figure 10-1.
- Minimum of two 220-nF (25 V) capacitors one close to each V_{OFS} pin. Capacitors C5 and C6 in Figure 10-1.
- Minimum of four 100-nF (6.3 V) capacitors two close to the VDD/VDDI pins on each side of the DMD.
 Capacitors C1, C2, C9 and C10 in Figure 10-1.

10.2 Layout Example




Figure 10-1. Power Supply Connections



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.1.2 Device Nomenclature





Figure 11-1. Part Number Description

11.1.3 Device Markings

The device marking includes the legible character string GHJJJJK 160APFQT. GHJJJJK is the lot trace code. 160APFQT is the abbreviated part number.

Figure 11-2. DMD Marking



11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the guick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

Pico[™] and IntelliBright[™] are trademarks of Texas Instruments.

TI E2E[™] is a trademark of Texas Instruments.

DLP® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 18-May-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DLP160APFQT	ACTIVE	CLGA	FQT	42	180	RoHS & Green	NI/AU	N / A for Pkg Type	0 to 70		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".


RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.


Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated