

Technical documentation



Support & training



DLP470TE DLPS161A – APRIL 2019 – REVISED JUNE 2022

DLP470TE 0.47 4K UHD DMD

1 Features

- 0.47-Inch Diagonal micromirror Array
 - 4K UHD (3840 × 2160) display resolution
 - 5.4-micron micromirror pitch
 - ±17° micromirror tilt (relative to flat surface)
 Bottom Illumination
- 2xLVDS input data bus
- Dedicated DLPC4422 display controller, DLPA100 power management IC and motor driver for reliable operation

2 Applications

- 4K UHD display
- Laser TV
- Business and education
- Digital signage
- Gaming
- Home cinema


3 Description

The TI DLP470TE digital micromirror device (DMD) is a digitally controlled micro-electromechanical system (MEMs) spatial light modulator (SLM) that enables bright, full 4K UHD display solutions. When coupled with the appropriate optical system, the DLP470TE DMD displays true 4K UHD resolution (over 8 million pixels on screen) and is capable of delivering accurate, detailed images to a variety of surfaces. The DLP470TE DMD, together with the DLPC4422 display controller and DLPA100 power and motor driver, comprise the DLP[®] 0.47 4K UHD chipset. This solution is a great fit for many high brightness 4K UHD display systems.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
DLP470TE	FXJ (257)	32.2 mm × 22.3 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1 Features	1 1 2
6 Specifications	
6.1 Absolute Maximum Ratings	10
6.2 Storage Conditions	
6.3 ESD Ratings	
6.4 Recommended Operating Conditions	
6.5 Thermal Information	13
6.6 Electrical Characteristics	13
6.7 Capacitance at Recommended Operating	
Conditions	
6.8 Timing Requirements	
6.9 System Mounting Interface Loads	18
6.10 Micromirror Array Physical Characteristics	
6.11 Micromirror Array Optical Characteristics	
6.12 Window Characteristics	21
6.13 Chipset Component Usage Specification	
7 Detailed Description	
7.1 Overview	22
7.2 Functional Block Diagram	
7.3 Feature Description	23

7.4 Device Functional Modes	23
7.5 Optical Interface and System Image Quality	
Considerations	23
7.6 Micromirror Array Temperature Calculation	24
7.7 Micromirror Landed-On/Landed-Off Duty Cycle	25
8 Application and Implementation	28
8.1 Application Information	28
8.2 Typical Application	28
8.3 DMD Die Temperature Sensing	29
9 Power Supply Recommendations	31
9.1 DMD Power Supply Power-Up Procedure	31
9.2 DMD Power Supply Power-Down Procedure	31
10 Layout	34
10.1 Layout Guidelines	34
10.2 Layout Example	34
11 Device and Documentation Support	36
11.1 Device Support	36
11.2 Third-Party Products Disclaimer	36
11.3 Documentation Support	37
11.4 Trademarks	37
11.5 Electrostatic Discharge Caution	37
11.6 Glossary	37
12 Mechanical, Packaging, and Orderable	
Information	<mark>38</mark>

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision * (April 2019) to Revision A (June 2022)	Page
•	This document is updated per the latest Texas Instruments and industry data sheet standards	1
•	Updated SCP Specifications	14
•	Updated Figure 6-3	16



5 Pin Configuration and Functions




Figure 5-1. Series 410 Package. 257-pin FXJ. Bottom View.

CAUTION

To ensure reliable, long-term operation of the .47-inch 4K UHD S410 DMD, it is critical to properly manage the layout and operation of the signals identified in the table below. For specific details and guidelines, refer to the *PCB Design Requirements for TI DLP Standard TRP Digital Micromirror Devices* application report before designing the board.

PIN	PIN		DATA	INTERNAL		TRACE	
NAME	NO.	I/O ⁽¹⁾	SIGNAL	RATE	TERMINATION	DESCRIPTION	LENGTH (mil)
D_AN(0)	C6						
D_AN(1)	C3						
D_AN(2)	E1						
D_AN(3)	C4						805.0
D_AN(4)	D1		LVDS	LVDS DDR Di	Differential	Data negative	
D_AN(5)	B8						
D_AN(6)	F4						
D_AN(7)	E3						
D_AN(8)	C11						
D_AN(9)	F3	-					
D_AN(10)	K4						
D_AN(11)	H3	-					
D_AN(12)	J3						
D_AN(13)	C13						
D_AN(14)	A5						
D_AN(15)	A3						

Table 5-1. Pin Functions

DLP470TE DLPS161A – APRIL 2019 – REVISED JUNE 2022



PIN					n Functions (· · · · · · · · · · · · · · · · · · ·	TRACE
NAME	NO.	I/O ⁽¹⁾	SIGNAL	DATA RATE	INTERNAL TERMINATION	DESCRIPTION	LENGTH (mil)
D_AP(0)	C7						
D_AP(1)	C2						
D_AP(2)	E2						
D_AP(3)	B4						
D_AP(4)	C1						
D_AP(5)	B7						
D_AP(6)	E4						
D_AP(7)	D3	1.	11/120	000	Differential		005.0
D_AP(8)	C12	- 1	LVDS	DDR	Differential	Data positive	805.0
D_AP(9)	F2						
D_AP(10)	J4						
D_AP(11)	G3						
D_AP(12)	J2						
D_AP(13)	C14						
D_AP(14)	A6						
D_AP(15)	A4						
D_BN(0)	N4						
D_BN(1)	Z11						
D_BN(2)	W4	-					
D_BN(3)	W10	1					205.0
D_BN(4)	L1	1					
D_BN(5)	V8						
D_BN(6)	W6						
D_BN(7)	M1	1.	LVDS	DDR	Differential		
D_BN(8)	R4		LVDS	DDR	Differential	Data negative	805.0
D_BN(9)	W1						
D_BN(10)	U4						
D_BN(11)	V2						
D_BN(12)	Z5						
D_BN(13)	N3						
D_BN(14)	Z2	1					
D_BN(15)	L4	1					



PIN				DATA	INTERNAL	continued)	TRACE
NAME	NO.	I/O ⁽¹⁾	SIGNAL	RATE	TERMINATION	DESCRIPTION	LENGTH (mil)
D_BP(0)	M4						
D_BP(1)	Z12						
D_BP(2)	Z4						
D_BP(3)	Z10						
D_BP(4)	L2						
D_BP(5)	V9	1					
D_BP(6)	W7						
D_BP(7)	N1	1.	11/00	000	Differential		005.0
D_BP(8)	P4	- 1	LVDS	DDR	Differential	Data positive	805.0
D_BP(9)	V1						
D_BP(10)	T4						
D_BP(11)	V3						
D_BP(12)	Z6	1					
D_BP(13)	N2						
D_BP(14)	Z3						
D_BP(15)	L3						
D_CN(0)	H27						
D_CN(1)	A20						
D_CN(2)	H28						
D_CN(3)	K28						
D_CN(4)	K30						
D_CN(5)	C23						
D_CN(6)	G27						
D_CN(7)	J30	1.	11/00	000	Differential		
D_CN(8)	B24	- 1	LVDS	DDR	Differential	Data negative	805.0
D_CN(9)	A21	1					
D_CN(10)	A27	-					
D_CN(11)	C29						
D_CN(12)	A26						
D_CN(13)	C25						
D_CN(14)	A29						
D_CN(15)	C30	1					

DLP470TE DLPS161A – APRIL 2019 – REVISED JUNE 2022



			Iable	5-1. PI	n Functions (continued)	TDAAF
PIN		I/O ⁽¹⁾	SIGNAL	DATA	INTERNAL	DESCRIPTION	TRACE LENGTH
NAME	NO.	1/0(**	SIGNAL	RATE	TERMINATION	DESCRIPTION	(mil)
D_CP(0)	J27						
D_CP(1)	A19						
D_CP(2)	H29						
D_CP(3)	K27						
D_CP(4)	K29						
D_CP(5)	C22						
D_CP(6)	F27						
D_CP(7)	H30		LVDS	DDR	Differential	Data positive	805.0
D_CP(8)	B25	- 1	LVDS	DDR	Differentia		605.0
D_CP(9)	B21						
D_CP(10)	B27						
D_CP(11)	C28						
D_CP(12)	A25	1					
D_CP(13)	C24						
D_CP(14)	A28						
D_CP(15)	B30						
D_DN(0)	V25						805.0
D_DN(1)	V28						
D_DN(2)	T30						
D_DN(3)	V27						
D_DN(4)	U30	1					
D_DN(5)	W23	1					
D_DN(6)	R27	1					
D_DN(7)	T28		LVDS	DDR	Differential		
D_DN(8)	V20	- 1	LVDS	אטט	Dillerential	Data negative	
D_DN(9)	R28						
D_DN(10)	L27						
D_DN(11)	N28						
D_DN(12)	M28	1					
D_DN(13)	V18						
D_DN(14)	Z26						
D_DN(15)	Z28	1					



PIN					,	continued)	TRACE
NAME	NO.	I/O ⁽¹⁾	SIGNAL	DATA RATE	INTERNAL TERMINATION	DESCRIPTION	LENGTH (mil)
D_DP(0)	V24						805.0
D_DP(1)	V29	-					
D_DP(2)	T29						
D_DP(3)	W27	-					
D_DP(4)	V30	-					
D_DP(5)	W24						
D_DP(6)	T27						
D_DP(7)	U28	1.	11/120	000	Differential		
D_DP(8)	V19	- 1	LVDS	DDR	Differential	Data positive	
D_DP(9)	R29						
D_DP(10)	M27						
D_DP(11)	P28	1					
D_DP(12)	M29	1					
D_DP(13)	V17	1					
D_DP(14)	Z25						
D_DP(15)	Z27						
SCTRL_AN	G1	I	LVDS	DDR	Differential	Serial control negative ⁽²⁾	805.0
SCTRL_AP	F1	I	LVDS	DDR	Differential	Serial control negative ⁽²⁾	805.0
SCTRL_BN	V5	I	LVDS	DDR	Differential	Serial control negative ⁽²⁾	805.0
SCTRL_BP	V4	I	LVDS	DDR	Differential	Serial control negative ⁽²⁾	805.0
SCTRL_CN	C26	I	LVDS	DDR	Differential	Serial control negative ⁽²⁾	805.0
SCTRL_CP	C27	I	LVDS	DDR	Differential	Serial control positive ⁽²⁾	805.0
SCTRL_DN	P30	I	LVDS	DDR	Differential	Serial control negative ⁽²⁾	805.0
SCTRL_DP	R30	I	LVDS	DDR	Differential	Serial control positive ⁽²⁾	805.0
DCLK_AN	H2	I	LVDS		Differential	Clock negative ⁽²⁾	805.0
DCLK_AP	H1	I	LVDS		Differential	Clock positive ⁽²⁾	805.0
DCLK_BN	V6	I	LVDS		Differential	Clock negative ⁽²⁾	805.0
DCLK_BP	V7	I	LVDS		Differential	Clock positive ⁽²⁾	805.0
DCLK_CN	D27	I	LVDS		Differential	Clock negative ⁽²⁾	805.0
DCLK_CP	E27	I	LVDS		Differential	Clock positive ⁽²⁾	805.0
DCLK_DN	N29	I	LVDS		Differential	Clock negative ⁽²⁾	805.0
DCLK_DP	N30	I	LVDS		Differential	Clock positive ⁽²⁾	805.0
SCPCLK	A10	I	LVCMOS		Pull down	Serial communications port clock. Active only when SCPENZ is logic low ⁽²⁾	
SCPDI	A12	I	LVCMOS	SDR	Pull down	Serial communications port data input. Synchronous to SCPCLK rising edge ⁽²⁾	
SCPENZ	C10	I	LVCMOS		Pull down	Serial communications port enable active low ⁽²⁾	
SCPDO	A11	0	LVCMOS	SDR		Serial communications port output	
RESET_ADDR(0)	Z13						
RESET_ADDR(1)	W13	1.			Dulldaur		
RESET_ADDR(2)	V10	-	LVCMOS		Pulldown	Reset driver address select ⁽²⁾	
RESET_ADDR(3)	W14	1					



PIN				DATA	INTERNAL		TRACE											
NAME	NO.	I/O ⁽¹⁾	SIGNAL	RATE	TERMINATION	DESCRIPTION	LENGTH (mil)											
RESET_MODE(0)	W9					Reset driver mode select ⁽²⁾												
RESET_SEL(0)	V14	I	LVCMOS		Pull down	Reset driver level select ⁽²⁾												
RESET_SEL(1)	Z8					Reset driver level select ⁽²⁾												
RESET_STROBE	Z9	I	LVCMOS		Pull down	Rising edge latches in RESET_ADDR, RESET_MODE, & RESET_SEL. ⁽²⁾												
PWRDNZ	A8	I	LVCMOS		Pull down	Active low device reset. ⁽²⁾												
RESET_OEZ	W15	I	LVCMOS		Pull up	Active low output enable for internal reset driver circuits. ⁽²⁾												
RESET_IRQZ	V16	0	LVCMOS			Active low output interrupt to the DLP [®] display controller												
EN_OFFSET	C9	0	LVCMOS			Active high enable for external V _{OFFSET} regulator												
PG_OFFSET	A9	I	LVCMOS		Pull up	Active low fault from external V _{OFFSET} regulator ⁽²⁾												
TEMP_N	B18		Analog			Temperature sensor diode cathode												
TEMP_P	B17		Analog			Temperature sensor diode anode												
RESERVED **MUST VERIFY WITH SRC DATA SHEET	D12, D13, D14, D15, D16, D17, D18, D19, U12, U13, U14, U15	NC	Analog		Pull Down	Do not connect on the DLP® system board. No connect. No electrical connections from CMOS bond pad to package pin												
No Connect	U16, U17, U18, U19	NC				No connect. No electrical connection from the CMOS bond pad to package pin												
RESERVED_BA	W11																	
RESERVED_BB	B11	0	0	0	0	0	0	0	0	0	0	0	0	LVCMOS			Do not connect on the DLP system board.	
RESERVED_BC	Z20			LVCIVIOS			Do not connect on the DEP system board.											
RESERVED_BD	C18																	
RESERVED_PFE	A18	I	LVCMOS		Pulldown	Connect to ground on the DLP system board.												
RESERVED_TM	C8		LVOINOU			Connect to ground on the BEI System Board.												
RESERVED_TP0	Z19																	
RESERVED_TP1	W20	Ι	Analog			Do not connect on the DLP system board.												
RESERVED_TP2	W19																	
V _{BIAS} ⁽³⁾	C15, C16, V11, V12	Ρ	Analog			Supply voltage for positive bias level of micromirror reset signal												
V _{RESET} ⁽³⁾	G4, H4, J1, K1	Ρ	Analog			Supply voltage for negative reset level of micromirror reset signal												
V _{OFFSET} ⁽³⁾	A30, B2, M30, Z1, Z30	Ρ	Analog			Supply voltage for HVCMOS logic. Supply voltage for positive offset level of micromirror reset signal. Supply voltage for stepped high voltage at micromirror address electrodes												



PIN			continued)	TRACE			
PIN	1	I/O ⁽¹⁾	SIGNAL	DATA	INTERNAL	DESCRIPTION	LENGTH
NAME	NO.	I/O(1)	0.010/12	RATE	TERMINATION		(mil)
V _{CC} ⁽³⁾	A24, A7, B10, B13, B16, B19, B22, B28, B5, C17, C20, D4, J29, K2, L29, M2, N27, U27, V13, V15, V22, W17, W21, W26, W29, W3, Z18, Z23, Z29, Z7	Ρ	Analog			Supply voltage for LVCMOS core. Supply voltage for positive offset level of micromirror reset signal during power down. Supply voltage for normal high level at micromirror address electrodes	
V _{SS} ⁽⁴⁾	A13, A22, A23, B12, B14, B15, B20, B23, B26, B29, B3, B6, B9, C19, C21, C5, D2, G2, J28, K3, L28, L30, M3, P27, P29, U29, V21, V23, V26, W12, W16, W18, W2, W22, W25, W28, W30, W5, W8, Z21, Z22, Z24	G				Device ground. Common return for all power	

Table 5-1. Pin Functions (continued)

(1) I = Input, O = Output, P = Power, G = Ground, NC = No connect

(2) These signals are very sensible to noise or intermittent power connections, which can cause irreversible DMD micromirror array damage or, to a lesser extent, image disruption. Consider this precaution during DMD board design and manufacturer handling of the DMD subassemblies.

(3) V_{BIAS}, V_{CC}, V_{OFFSET}, and V_{RESET} power supplies must be connected for proper DMD operation.

(4) V_{SS} must be connected for proper DMD operation.



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted). Stresses beyond those listed under Section 6.1 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device is not implied at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure above or below the *Recommended Operating Conditions*. Exposure above or below the *Recommended Operating Conditions*. Exposure above or below the *Recommended Operating Conditions*.

		MIN	MAX	UNIT
SUPPLY VOLTAGE	ES			
V _{CC}	Supply voltage for LVCMOS core logic ⁽¹⁾	-0.5	2.3	V
V _{OFFSET}	Supply voltage for HVCMOS and micromirror electrode ^{(1) (2)}	-0.5	11	V
V _{BIAS}	Supply voltage for micromirror electrode ⁽¹⁾	-0.5	19	V
V _{RESET}	Supply voltage for micromirror electrode ⁽¹⁾	-15	-0.3	V
V _{BIAS} – V _{OFFSET}	Supply voltage difference (absolute value) ⁽³⁾		11	V
V _{BIAS} – V _{RESET}	Supply voltage difference (absolute value) ⁽⁴⁾		34	V
INPUT VOLTAGES				
	Input voltage for all other LVCMOS input pins ⁽¹⁾	-0.5	V _{CC} + 0.5	V
	Input voltage for all other LVDS input pins ^{(1) (5)}	-0.5	V _{CC} + 0.5	V
V _{ID}	Input differential voltage (absolute value) ⁽⁶⁾		500	mV
I _{ID}	Input differential current ⁽⁵⁾		6.3	mA
Clocks				
fсlock	Clock frequency for LVDS interface, DCLK_A		400	MHz
fсlock	Clock frequency for LVDS interface, DCLK_B		400	MHz
fсlock	Clock frequency for LVDS interface, DCLK_C		400	MHz
fclock	Clock frequency for LVDS interface, DCLK_D		400	MHz
ENVIRONMENTAL				
T _{ARRAY} and	Temperature, operating ⁽⁷⁾	0	90	°C
T _{WINDOW}	Temperature, non–operating ⁽⁷⁾	-40	90	°C
T _{DELTA}	Absolute temperature delta between any point on the window edge and the ceramic test point TP1 ⁽⁸⁾		30	°C
T _{DP}	Dew point temperature, operating and non-operating (non-condensing)		81	°C

All voltages are referenced to common ground V_{SS}. V_{BIAS}, V_{CC}, V_{OFFSET}, and V_{RESET} power supplies are all required for proper DMD operation. V_{SS} must also be connected.

(2) V_{OFFSET} supply transients must fall within specified voltages.

(3) Exceeding the recommended allowable voltage difference between V_{BIAS} and V_{OFFSET} may result in excessive current draw.

(4) Exceeding the recommended allowable voltage difference between V_{BIAS} and V_{RESET} may result in excessive current draw.

(5) LVDS differential inputs must not exceed the specified limit or damage may result to the internal termination resistors.

(6) This maximum LVDS input voltage rating applies when each input of a differential pair is at the same voltage potential.

(7) The highest temperature of the active array (as calculated using *Micromirror Array Temperature Calculation*) or of any point along the window edge as defined in Figure 7-1. The locations of thermal test points TP2, TP3, TP4, and TP5 in Figure 7-1 are intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, use that location.

(8) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in Figure 7-1. The window test points TP2, TP3, TP4, and TP5 shown in Figure 7-1 are intended to result in the worst case delta. If a particular application causes another point on the window edge to result in a larger delta temperature, use that location.

Applicable for the DMD as a component or non-operating in a system.

6.2 Storage Conditions

		MIN	MAX	UNIT
T _{DMD}	DMD storage temperature	-40	80	°C



6.2 Storage Conditions (continued)

		MIN	MAX	UNIT
T _{DP-AVG}	Average dew point temperature (non-condensing) ⁽¹⁾		28	°C
T _{DP-ELR}	Elevated dew point temperature range (non-condensing) ⁽²⁾	28	36	°C
CT _{ELR}	Cumulative time in elevated dew point temperature range		24	months

The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.
 Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT_{ELR}.

6.3 ESD Ratings

			VALUE	UNIT	
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V	
V _(ESD)	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Over operating free-air temperature range (unless otherwise noted). The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by this table. No level of performance is implied when operating the device above or below these limits.

6.4 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
VOLTAGE SU	PPLY				
V _{CC}	LVCMOS logic supply voltage ⁽¹⁾	1.65	1.8	1.95	V
V _{OFFSET}	Mirror electrode and HVCMOS voltage ⁽¹⁾ ⁽²⁾	9.5	10	10.5	V
V _{BIAS}	Mirror electrode voltage ⁽¹⁾	17.5	18	18.5	V
V _{RESET}	Mirror electrode voltage ⁽¹⁾	-14.5	-14	-13.5	V
V _{BIAS} – V _{OFFSET}	Supply voltage difference (absolute value) ⁽³⁾			10.5	V
V _{BIAS} – V _{RESET}	Supply voltage difference (absolute value) ⁽⁴⁾			33	V
LVCMOS INTE	ERFACE				
V _{IH(DC)}	DC input high voltage ⁽⁵⁾	0.7 × V _{CC}		V _{CC} + 0.3	V
V _{IL(DC)}	DC input low voltage ⁽⁵⁾	-0.3		0.3 × V _{CC}	V
V _{IH(AC)}	AC input high voltage ⁽⁵⁾	0.8 × V _{CC}		V _{CC} + 0.3	V
V _{IL(AC)}	AC input low voltage ⁽⁵⁾	-0.3		0.2 × V _{CC}	V
t _{PWRDNZ}	PWRDNZ pulse duration ⁽⁶⁾	10			ns
SCP INTERFA	CE				
<i>f</i> scpclk	SCP clock frequency ⁽⁷⁾			500	kHz
t _{SCP_PD}	Propagation delay, clock to Q, from rising-edge of SCPCLK to valid SCPDO $^{(8)}$	0		900	ns
t _{SCP_NEG_ENZ}	Time between falling-edge of SCPENZ and the first rising-edge of SCPCLK	1			μs
t _{SCP_POS_ENZ}	Time between falling-edge of SCPCLK and the rising-edge of SCPENZ	1			μs
t _{SCP_DS}	SCPDI clock setup time (before SCPCLK falling edge) ⁽⁸⁾	800			ns
t _{SCP_DH}	SCPDI hold time (after SCPCLK falling edge) ⁽⁸⁾	900			ns
t _{SCP_PW_ENZ}	SCPENZ inactive pulse duration (high level)	2			μs
fclock	Clock frequency for LVDS interface (all channels), DCLK ⁽⁹⁾			400	MHz
V _{ID}	Input differential voltage (absolute value) ⁽¹⁰⁾	150	300	440	mV
V _{CM}	Common mode voltage ⁽¹⁰⁾	1100	1200	1300	mV
V _{LVDS}	LVDS voltage ⁽¹⁰⁾	880		1520	mV

Copyright © 2022 Texas Instruments Incorporated

6.4 Recommended Operating Conditions (continued)

		MIN	NOM	MAX	UNIT
t _{LVDS_RSTZ}	Time required for LVDS receivers to recover from PWRDNZ			2000	ns
Z _{IN}	Internal differential termination resistance	80	100	120	Ω
Z _{LINE}	Line differential impedance (PWB/trace)	90	100	110	Ω
ENVIRONME	INTAL				
т	Array temperature, long-term operational ⁽¹¹⁾ (12) (13) (21)	10		40 to 70 ⁽²¹⁾	°C
T _{ARRAY}	Array temperature, short-term operational ⁽¹²⁾ (14)	0		10	°C
T _{WINDOW}	Window temperature – operational ⁽¹⁵⁾ (16)			85	°C
T _{delta}	Absolute temperature delta between any point on the window edge and the ceramic test point TP1 ⁽¹⁷⁾ (¹⁸⁾			14	°C
T _{DP-AVG}	Average dew point temperature (non-condensing) ⁽¹⁹⁾			28	°C
T _{DP-ELR}	Elevated dew point temperature range (non-condensing) ⁽²⁰⁾	28		36	°C
CT _{ELR}	Cumulative time in elevated dew point temperature range			24	months
L	Operating system luminance ⁽¹⁸⁾			4000	lm
ILL _{UV}	Illumination wavelengths < 395 nm ⁽¹¹⁾		0.68	2.00	mW/cm ²
ILL _{VIS}	Illumination wavelengths between 395 nm and 800 nm	Ther	mally lii	mited	mW/cm ²
ILL _{IR}	Illumination wavelengths > 800 nm			10	mW/cm ²
ILL ₀	Illumination marginal ray angle ⁽¹⁶⁾			55	٥

All voltages are referenced to common ground V_{SS}. V_{BIAS}, V_{CC}, V_{OFFSET}, and V_{RESET} power supplies are all required for proper DMD operation. V_{SS} must also be connected.

- (2) V_{OFFSET} supply transients must fall within specified max voltages.
- (3) To prevent excess current, the supply voltage difference |V_{BIAS} V_{OFFSET}| must be less than the specified limit. See *Power Supply Recommendations*, Figure 9-1, and Table 9-1.

(4) To prevent excess current, the supply voltage difference |V_{BIAS} – V_{RESET}| must be less than the specified limit. See *Power Supply Recommendations*, Figure 9-1, and Table 9-1.

- (5) Low-speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, "Low-Power Double Data Rate (LPDDR)" JESD209B. Tester conditions for V_{IH} and V_{IL}.
 - Frequency = 60 MHz. Maximum rise time = 2.5 ns at 20/80
 - Frequency = 60 MHz. Maximum fall time = 2.5 ns at 80/20
- (6) PWRDNZ input pin resets the SCP and disables the LVDS receivers. PWRDNZ input pin overrides SCPENZ input pin and tristates the SCPDO output pin.
- (7) The SCP clock is a gated clock. Duty cycle must be 50% ± 10%. SCP parameter is related to the frequency of DCLK.
- (8) See Figure 6-2.
- (9) See LVDS timing requirements in *Timing Requirements*..
- (10) See LVDS waveform requirements in the specifications.
- (11) Simultaneous exposure of the DMD to the maximum *Recommended Operating Conditions* for temperature and UV illumination reduces device lifetime.
- (12) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in Figure 7-1 and the package thermal resistance (*Thermal Information*) using the *Micromirror Array Temperature Calculation*.
- (13) Long-term is defined as the usable life of the device.
- (14) Array temperatures beyond those specified as long-term are recommended for short-term conditions only (power-up). Short-term is defined as the cumulative time over the usable life of the device and is less than 500 hours.
- (15) The locations of thermal test points TP2, TP3, TP4, and TP5 in Figure 10 are intended to measure the highest window edge temperature. For most applications, the locations shown are representative of the highest window edge temperature. If a particular application causes additional points on the window edge to be at a higher temperature, use that location.
- (16) The maximum marginal ray angle of the incoming illumination light at any point in the micromirror array, including the pond of micromirrors (POM), cannot exceed 55 degrees from the normal to the device array plane. The device window aperture has not necessarily been designed to allow incoming light at higher maximum angles to pass to the micromirrors, and the device performance has not been tested nor qualified at angles exceeding this. Illumination light exceeding this angle outside the micromirror array (including POM) will contribute to thermal limitations described in this document, and may negatively affect lifetime.
- (17) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in Figure 7-1. The window test points TP2, TP3, TP4, and TP5 shown in Figure 7-1 are intended to result in the worst case delta temperature. If a particular application causes another point on the window edge to result in a larger delta in temperature, that point should be used.
- (18) DMD is qualified at the combination of the maximum temperature and maximum lumens specified. Operation of the DMD outside of these limits has not been tested.
- (19) The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.



- (20) Limit exposure to dew point temperatures in the elevated range during storage and operation to less than a total cumulative time of CT_{ELR}.
- (21) Per Figure 6-1, the maximum operational array temperature is derated based on the micromirror landed duty cycle that the DMD experiences in the end application. See *Micromirror Landed-On/Landed-Off Duty Cycle* for a definition of micromirror landed duty cycle.




Figure 6-1. Maximum Recommended Array Temperature - Derating Curve

6.5 Thermal Information

	DLP470TE	
THERMAL METRIC	FXJ Package	UNIT
	257 PINS	
Thermal resistance, active area to test point 1 (TP1) ⁽¹⁾	0.90	°C/W

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package where it can be removed by an appropriate heat sink. The heat sink and cooling system must be capable of maintaining the package within the temperature range specified in the *Recommended Operating Conditions*.

The total heat load on the DMD is largely driven by the incident light absorbed by the active area; although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array.

Optical systems need to be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.

Over operating free-air temperature range (unless otherwise noted).

6.6 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vo	High level output voltage	V_{CC} = 1.8 V, I_{OH} = -2 mA	$0.8 \times V_{CC}$			V

Copyright © 2022 Texas Instruments Incorporated



6.6 Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V _{OL}	Low level output voltage	V _{CC} = 1.95 V, I _{OL} = 2 mA		0.2 × V _{CC}	V
I _{OZ}	High impedance output current	V _{CC} = 1.95 V	-40	25	μA
IIL	Low level input current	V _{CC} = 1.95 V, V _I = 0	-1		μA
I _{IH}	High level input current ⁽¹⁾	V_{CC} = 1.95 V, V _I = V _{CC}		110	μA
I _{CC}	Supply current V _{CC} ⁽²⁾	V _{CC} = 1.95 V		1500	mA
IOFFSET	Supply current V _{OFFSET} ⁽³⁾	V _{OFFSET} = 10.5 V		13.2	mA
I _{BIAS}	Supply current V _{BIAS} ^{(3) (4)}	V _{BIAS} = 18.5 V		3.6	mA
IRESET	Supply current V _{RESET} ⁽⁴⁾	V _{RESET} = -14.5 V		-9	mA
P _{CC}	Supply power dissipation V_{CC}	V _{CC} = 1.95 V		2925.0	mW
P _{OFFSET}	Supply power dissipation V_{OFFSET} ⁽³⁾	V _{OFFSET} = 10.5 V		138.6	mW
P _{BIAS}	Supply power dissipation V _{BIAS} ^{(3) (4)}	V _{BIAS} = 18.5 V		66.6	mW
P _{RESET}	Supply power dissipation V _{RESET} ⁽⁴⁾	V _{RESET} = -14.5 V		130.5	mW
P _{TOTAL}	Supply power dissipation V _{TOTAL}			3260.7	mW

(1) Applies to LVCMOS pins only. Excludes LVDS pins and MBRST (15:0) pins.

(2) See the Pin Functions table for pull-up and pull-down configuration per device pin.

- (3) To prevent excess current, the supply voltage difference |V_{BIAS} V_{OFFSET}| must be less than the specified limits listed in the *Recommended Operating Conditions* table.
- (4) To prevent excess current, the supply voltage difference |V_{BIAS} V_{RESET}| must be less than specified limit in *Recommended Operating Conditions*.

6.7 Capacitance at Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{I_lvds}	LVDS input capacitance 2xLVDS	f = 1 MHz			20	pF
Cl_nonlvds	Non-LVDS input capacitance 2xLVDS	<i>f</i> = 1 MHz			20	pF
C _{I_tdiode}	Temperature diode input capacitance 2xLVDS	<i>f</i> = 1 MHz			30	pF
Co	Output capacitance	<i>f</i> = 1 MHz			20	pF

6.8 Timing Requirements

			MIN	NOM	MAX	UNIT
SCP ⁽¹⁾						
t _r	Rise time	20% to 80% reference points			30	ns
t _f	Fall time	80% to 20% reference points			30	ns
LVDS ⁽²⁾						
t _r	Rise slew rate	20% to 80% reference points	0.7	1		V/ns
t _f	Fall slew rate	80% to 20% reference points	0.7	1		V/ns
		DCLK_A, LVDS pair	2.5			ns
+	Clock cycle	DCLK_B, LVDS pair	2.5			ns
t _C	CIOCK CYCIE	DCLK_C, LVDS pair	2.5			ns
		DCLK_D, LVDS pair	2.5			ns



6.8 Timing Requirements (continued)

			MIN	NOM	MAX	UNIT
		DCLK_A, LVDS pair	1.19	1.25		ns
•	Pulse duration	DCLK_B, LVDS pair	1.19	1.25		ns
t _W	Pulse duration	DCLK_C, LVDS pair	1.19	1.25		ns
		DCLK_D, LVDS pair	1.19	1.25		ns
		D_A(15:0) before DCLK_A, LVDS pair	0.275			ns
		D_B(15:0) before DCLK_B, LVDS pair	0.275			ns
		D_C(15:0) before DCLK_C, LVDS pair	0.275			ns
	Cotup time	D_D(15:0) before DCLK_D, LVDS pair	0.275			ns
t _{Su}	Setup time	SCTRL_A before DCLK_A, LVDS pair	0.275			ns
		SCTRL_B before DCLK_B, LVDS pair	0.275			ns
		SCTRL_C before DCLK_C, LVDS pair	0.275			ns
		SCTRL_D before DCLK_D, LVDS pair	0.275			ns
		D_A(15:0) after DCLK_A, LVDS pair	0.195			ns
		D_B(15:0) after DCLK_B, LVDS pair	0.195			ns
		D_C(15:0) after DCLK_C, LVDS pair	0.195			ns
+	Hold time	D_D(15:0) after DCLK_D, LVDS pair	0.195			ns
t _h		SCTRL_A after DCLK_A, LVDS pair	0.195			ns
		SCTRL_B after DCLK_B, LVDS pair	0.195			ns
		SCTRL_C after DCLK_C, LVDS pair	0.195			ns
		SCTRL_D after DCLK_D, LVDS pair	0.195			ns
t _{SKEW}	Skew time	Channel B relative to channel A ^{(3) (4)}	-1.25		1.25	ns
t _{SKEW}	Skew time	Channel D relative to channel C ⁽⁵⁾ (6), LVDS pair	-1.25		1.25	ns

(1) See the specifications for rise time and fall time for SCP.

(2) See the specifications the for timing requirements for LVDS.

(3) Channel A (Bus A) includes the following LVDS pairs: DCLK_AN and DCLK_AP, SCTRL_AN and SCTRL_AP, D_AN(15:0) and D_AP(15:0).


(4) Channel B (Bus B) includes the following LVDS pairs: DCLK_BN and DCLK_BP, SCTRL_BN and SCTRL_BP, D_BN(15:0) and D_BP(15:0).

(5) Channel C (Bus C) includes the following LVDS pairs: DCLK_CN and DCLK_CP, SCTRL_CN and SCTRL_CP, D_CN(15:0) and D_CP(15:0).

(6) Channel D (Bus D) includes the following LVDS pairs: DCLK_DN and DCLK_DP, SCTRL_DN and SCTRL_DP, D_DN(15:0) and D_DP(15:0).




6.8.1 Timing Diagrams




See *Recommended Operating Conditions* for f_{SCPCLK} , t_{SCP_DS} , t_{SCP_DH} and t_{SCP_PD} specifications.

Figure 6-2. SCP Timing Requirements



See Timing Diagrams for t_r and t_f specifications and conditions.


Figure 6-3. SCP Requirements for Rise and Fall



For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. System designers use IBIS or other simulation tools to correlate the timing reference load to a system environment.

Figure 6-4. Test Load Circuit for Output Propagation Measurement






See Recommended Operating Conditions for V_{CM} , V_{ID} , and V_{LVDS} specifications and conditions.

Figure 6-5. LVDS Waveform Requirements





See *Timing Diagrams* for timing requirements and LVDS pairs per channel (bus) defining D_P(?:0) and D_N(?:0).

Figure 6-6. Timing Requirements

6.9 System Mounting Interface Loads

Table 6-1. System Mounting Interface Loads

PARAMETER	MIN	NOM	MAX	UNIT
Thermal interface area ⁽¹⁾			12	kg
Electrical interface area ⁽¹⁾			25	kg

(1) Uniformly distributed within area shown in Figure 6-7.



/- Electrical Interface Area




Figure 6-7. System Mounting Interface Loads

6.10 Micromirror Array Physical Characteristics

Table 6-2. Micromirror Array Physical Characteristics

PARAMETER DESCRIPTION			UNIT
Number of active columns ⁽¹⁾	М	1920	micromirrors
Number of active rows ⁽¹⁾	N	1080	micromirrors
Micromirror (pixel) pitch ⁽¹⁾	Р	5.4	μm
Micromirror active array width ⁽¹⁾	Micromirror pitch × number of active columns	10.368	mm
Micromirror active array height ⁽¹⁾	Micromirror pitch × number of active rows	5.832	mm
Micromirror active border (top / bottom) ⁽²⁾	Pond of micromirrors (POM)	80	micromirrors/side
Micromirror active border (right / left) ⁽²⁾	Pond of micromirrors (POM)	84	micromirrors/side

(1) See Figure 6-8.

(2) The structure and qualities of the border around the active array includes a band of partially functional micromirrors referred to as the pond of micromirrors (POM). These micromirrors are prevented from tilting toward the bright or "on" state but still require an electrical bias to tilt toward "off."




Figure 6-8. Micromirror Array Physical Characteristics

Refer to section Micromirror Array Physical Characteristics table for M, N, and P specifications.

6.11 Micromirror Array Optical Characteristics

Table 6-3. Micromirror Array Optical Characteristics

PARAMETER		MIN	NOM	MAX	UNIT
Mirror tilt angle, variation device to device ^{(1) (2) (3) (4)}		15.6	17.0	18.4	degrees
	Adjacent micromirrors			0	
Number of out-of-specification micromirrors ⁽⁵⁾	Non-Adjacent micromirrors			10	micromirrors

(1) Measured relative to the plane formed by the overall micromirror array.


(2) Variation can occur between any two individual mircromirrors located on the same device or located on different devices.

(3) Additional variation exists between the micromirror array and the package datums. See package drawing.

(4) See Figure 6-9.

(5) An out-of-specification micromirror is defined as a micromirror that is unable to transition between the two landed states.





- A. Pond of micromirrors (POM) omitted for clarity.
- B. Refer to section *Micromirror Array Physical Characteristics* table for M, N, and P specifications.

Figure 6-9. Micromirror Landed Orientation and Tilt

6.12 Window Characteristics

Table 6-4. DMD Window Characteristics

DESCRIPTION	MIN	NOM
Window material		Corning Eagle XG
Window refractive index at 546.1 nm		1.5119
Window transmittance, minimum within the wavelength range 420-680 nm. Applies to all angles 0°-30° AOI. $^{(1)}$ (2)	97%	
Window transmittance, average over the wavelength range 420-680 nm. Applies to all angles 30° - 45° AOI. (1) (2)	97%	

(1) Single-pass through both surfaces and glass.

(2) Angle of incidence (AOI) is the angle between an incident ray and the normal to a reflecting or refracting surface.

6.13 Chipset Component Usage Specification

Reliable function and operation of the DLP470TE DMD requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology consists of the TI technology and devices used for operating or controlling a DLP DMD.




7 Detailed Description

7.1 Overview

The DMD is a 0.47-inch diagonal spatial light modulator which consists of an array of highly reflective aluminum micromirrors. The DMD is an electrical input, optical output micro-electrical-mechanical system (MEMS). The electrical interface is low voltage differential signaling (LVDS). The DMD consists of a two-dimensional array of 1-bit CMOS memory cells. The array is organized in a grid of M memory cell columns by N memory cell rows. Refer to the *Functional Block Diagram*. The positive or negative deflection angle of the micromirrors can be individually controlled by changing the address voltage of underlying CMOS addressing circuitry and micromirror reset signals (MBRST).

The DLP470TE DMD is part of the chipset is comprised of the DLP470TE DMD, the DLPC4422 display controller, and the DLPA100 power and motor driver. To ensure reliable operation, the DLP470TE DMD must always be used with the DLPC4422 display controller and the DLPA100 power and motor driver.

7.2 Functional Block Diagram



Note

Channels C and D not shown. For pin details on channels A, B, C, and D, refer to the *Pin Configurations and Functions* table and the LVDS interface section of *Timing Diagrams*. RESET_CTRL is utilized in applications when an external reset signal is required.



7.3 Feature Description

7.3.1 Power Interface

The DMD requires five DC voltages: DMD_P3P3V, DMD_P1P8V, V_{OFFSET}, V_{RESET}, and V_{BIAS}. DMD_P3P3V is created by the DLPA100 power and motor driver and is used on the DMD board to create the other 4 DMD voltages, as well as powering various peripherals (TMP411, I²C, and TI level translators). DMD_P1P8V is created by the TI PMIC LP38513S and provides the V_{CC} voltage required by the DMD. V_{OFFSET} (10 V), V_{RESET} (-14 V), and V_{BIAS} (18 V) are made by the TI PMIC TPS65145 and are supplied to the DMD to control the micromirrors.

7.3.2 Timing

The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. The specifications show an equivalent test load circuit for the output under test. Timing reference loads are not intended as a precise representation of any particular system environment or depiction of the actual load presented by a production test. System designers use IBIS or other simulation tools to correlate the timing reference load to a system environment. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

7.4 Device Functional Modes

DMD functional modes are controlled by the DLPC4422 display controller. See the DLPC4422 display controller data sheet or contact a TI applications engineer.

7.5 Optical Interface and System Image Quality Considerations

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. System optical performance and image quality strongly relate to optical system design parameter trade offs. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

7.5.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area needs to be the same. This angle should not exceed the nominal device micromirror tilt angle unless appropriate apertures are added in the illumination and projection pupils to block out flat-state and stray light from the projection lens. The micromirror tilt angle defines DMD capability to separate the "ON" optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the micromirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle, contrast degradation, and objectionable artifacts in the display border or active area could occur.

7.5.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display border or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

7.5.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view, and is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. Design the illumination optical system to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the



average flux level in the active area. Depending on the particular system optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.

7.6 Micromirror Array Temperature Calculation




Figure 7-1. DMD Thermal Test Points

Micromirror array temperature can be computed analytically from measurement points on the outside of the package, the package thermal resistance, the electrical power, and the illumination heat load. The relationship between micromirror array temperature and the reference ceramic temperature is provided by the following equations:

```
T_{ARRAY} = T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC})
```

(1)



 $Q_{ARRAY} = Q_{ELECTRICAL} + Q_{ILLUMINATION})$

where

- T_{ARRAY} = computed array temperature (°C)
- T_{CERAMIC} = measured ceramic temperature (°C) (TP1 location)
- R_{ARRAY-TO-CERAMIC} = thermal resistance of package from array to ceramic TP1 (°C/Watt)
- Q_{ARRAY} = Total DMD power on the array (Watts) (electrical + absorbed)
- Q_{ELECTRICAL} = nominal electrical power
- $Q_{ILLUMINATION} = (C_{L2W} \times SL)$
- C_{L2W} = Conversion constant for screen lumens to power on DMD (Watts/Lumen)
- SL = measured screen lumens

The electrical power dissipation of the DMD is variable and depends on the voltages, data rates and operating frequencies. A nominal electrical power dissipation to use when calculating array temperature is 0.9 Watts. The absorbed power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. The equations shown above are valid for a 1-Chip DMD system with projection efficiency from the DMD to the screen of 87%.

The conversion constant CL2W is based on array characteristics. It assumes a spectral efficiency of 300 lumens/ Watt for the projected light and illumination distribution of 83.7% on the active array, and 16.3% on the array border.

Sample calculations for typical projection application:

Q _{ELECTRICAL} = 0.9 W	(3)
C _{L2W} = 0.00266	(4)
SL = 4000 lm	(5)
T _{CERAMIC} = 55.0°C	(6)
Q _{ARRAY} = 0.9 W + (0.00266 × 4000 lm) = 11.54 W	(7)
T _{ARRAY} = 55.0°C + (11.54 W × 0.90°C/W) = 65.39°C	(8)

7.7 Micromirror Landed-On/Landed-Off Duty Cycle

7.7.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the ON state versus the amount of time the same micromirror is landed in the OFF state.

As an example, a landed duty cycle of 100/0 indicates that the referenced pixel is in the ON state 100% of the time (and in the OFF state 0% of the time), whereas 0/100 indicate that the pixel is in the OFF state 100% of the time. Likewise, 50/50 indicates that the pixel is ON for 50% of the time (and OFF for 50% of the time).

Note that when assessing the landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (ON or OFF), the two numbers (percentages) always add to 100.

7.7.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD usable life.



Note that it is the symmetry or asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

7.7.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD temperature and landed duty cycle interact to affect DMD usable life, and this interaction can be exploited to reduce the impact that an asymmetrical landed duty cycle has on the DMD usable life. This is guantified in the de-rating curve shown in Figure 6-1. The importance of this curve is that:

- All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).
- All points below this curve represent higher usable life (and the further away from the curve, the higher the usable life).

In practice, this curve specifies the maximum operating DMD temperature at a given long-term average landed duty cycle.

7.7.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the landed duty cycle of a given pixel follows from the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel operates under a 100/0 landed duty cycle during that time period. Likewise, when displaying pure-black, the pixel operates under a 0/100 landed duty cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the landed duty cycle tracks one-to-one with the; gray scale value, as shown in Table 7-1.

Table 7-1. Grayscale value and Landed Duty Cycl			
GRAYSCALE VALUE	LANDED DUTY CYCLE		
0%	0/100		
10%	10/90		
20%	20/80		
30%	30/70		
40%	40/60		
50%	50/50		
60%	60/40		
70%	70/30		
80%	80/20		
90%	90/10		
100%	100/0		

Table 7-1. Grayscale Value and Landed Duty Cycle

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, or blue) for the given pixel as well as the color cycle time for each primary color, where "color cycle time" is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

Use the following equation to calculate the landed duty cycle of a given pixel during a specified time period

Landed Duty Cycle = (Red_Cycle_% × Red_Scale_Value) + (Green_Cycle_% × Green_Scale_Value) + (Blue_Cycle_% × Blue_Scale_Value)

where



- Red_Cycle_% represents the percentage of the frame time that red is displayed to achieve the desired white point
- Green_Cycle_% represents the percentage of the frame time that green is displayed to achieve the desired white point
- Blue_Cycle_% represents the percentage of the frame time that blue is displayed to achieve the desired white point

For example, assume that the red, green, and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the landed duty cycle for various combinations of red, green, and blue color intensities are as shown in Table 7-2 and Table 7-3.

. . . .

- ..

Table 7-2. Example Landed Duty Cycle for Full- Color, Color Percentage			
CYCLE PERCENTAGE			
RED GREEN BLUE			
50%	20%	30%	

Table 7-3. Example Landed Duty Cycle for Full-Color

S	SCALE VALUE				
RED	GREEN	BLUE	CYCLE		
0%	0%	0%	0/100		
100%	0%	0%	50/50		
0%	100%	0%	20/80		
0%	0%	100%	30/70		
12%	0%	0%	6/94		
0%	35%	0%	7/93		
0%	0%	60%	18/82		
100%	100%	0%	70/30		
0%	100%	100%	50/50		
100%	0%	100%	80/20		
12%	35%	0%	13/87		
0%	35%	60%	25/75		
12%	0%	60%	24/76		
100%	100%	100%	100/0		



8 Application and Implementation

Note

Information in the following application section is not part of the TI component specifications, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

Texas Instruments [®]DLP technology is a micro-electro-mechanical systems (MEMS) technology that modulates light using a digital micromirror device (DMD). The DMD is a spatial light modulator, which reflects incoming light from an illumination source to one of two directions, towards the projection optics or collection optics. The new TRP pixel with a higher tilt angle increases brightness performance and enables smaller system electronics for size constrained applications. Typical applications using the DLP470NE include home theater, digital signage, interactive displays, low-latency gaming displays, and portable smart displays.

The most recent class of chipsets from Texas Instruments is based on a breakthrough micromirror technology called TRP. With a smaller pixel pitch of 5.4 µm and increased tilt angle of 17 degrees, TRP chipsets enable higher resolution in a smaller form factor and enhanced image processing features while maintaining high optical efficiency. [®]DLP chipsets are a great fit for any system that requires high resolution and high brightness displays.

8.2 Typical Application

The DLP470TE DMD combined with two display controllers (DLPC4422), an FPGA, a power management device (DLPA100), and other electrical, optical, and mechanical components, enables bright, affordable, full 4K UHD display solutions. A typical 4K UHD system application using the DLP470TE DMD is shown in Figure 8-1.




Figure 8-1. Typical 4K UHD Application Diagram



8.2.1 Design Requirements

A DLP470TE projection system is created by using the DMD chipset, including the DLP470TE, DLPC4422, and DLPA100. The DLP470TE is used as the core imaging device in the display system and contains a 0.47-inch array of micromirrors. The DLPC4422 controller is the digital interface between the DMD and the rest of the system, taking digital input from front end receiver and driving the DMD over a high speed interface. The DLPA100 power management device provides voltage regulators for the DMD, controller, and illumination functionality.

Other core components of the display system include an FPGA, illumination source, an optical engine for the illumination and projection optics, other electrical and mechanical components, and software. The illumination source options include lamp, LED, laser, or laser phosphor. The type of illumination used and desired brightness will have a major effect on the overall system design and size.

8.2.2 Detailed Design Procedure

For a complete [®]DLP system, an optical module or light engine is required that contains the DLP470TE DMD, associated illumination sources, optical elements, and necessary mechanical components.

To ensure reliable operation, the DLP470TE DMD must always be used with the DLPC4422 display controller and the DLPA100 PMIC driver. Refer to the PCB design requirements to see [®]DLP standard TRP digital micromirror devices for the DMD board design and manufacturer handling of the DMD sub-assemblies.

8.2.3 Application Curves

When LED illumination is utilized, the typical LED-current-to-luminance relationship is shown in Figure 8-2.




Figure 8-2. Luminance vs. Current


8.3 DMD Die Temperature Sensing

The DMD features a built-in thermal diode that measures the temperature at one corner of the die outside the micromirror array. The thermal diode can be interfaced with the TMP411 temperature sensor as shown in Figure 8-3. The serial bus from the TMP411 can be connected to the DLPC4422 display controller to enable its temperature sensing features. See the DLPC4422 Programmers' Guide for instructions on installing the DLPC4422 controller support firmware bundle and obtaining the temperature readings.

The software application contains functions to configure the TMP411 to read the DMD temperature sensor diode. This data can be leveraged to incorporate additional functionality in the overall system design such as adjusting illumination, fan speeds, and so forth. All communication between the TMP411 and the DLPC4422 controller will be completed using the I²C interface. The TMP411 connects to the DMD via pins B17 and B18 as outlined in *Pin Configuration and Functions*.

Copyright © 2022 Texas Instruments Incorporated





- A. Details omitted for clarity, see the TI Reference Design for connections to the DLPC4422 controller.
- B. See the TMP411 datasheet for system board layout recommendation.
- C. See the TMP411 datasheet and the TI reference design for suggested component values for R1, R2, R3, R4, and C1.
- D. $R5 = 0 \Omega$. $R6 = 0 \Omega$. Zero ohm resistors need to be located close to the DMD package pins.

Figure 8-3. TMP411 Sample Schematic



9 Power Supply Recommendations

The following power supplies are all required to operate the DMD:

- V_{SS}
- V_{BIAS}
- V_{CC}
- V_{OFFSET}
- V_{RESET}

DMD power-up and power-down sequencing is strictly controlled by the ®DLP display controller.

CAUTION

For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to any of the prescribed power-up and power-down requirements may affect device reliability. See Figure 9-1.

 V_{BIAS} , V_{CC} , V_{OFFSET} , and V_{RESET} power supplies must be coordinated during power-up and powerdown operations. Failure to meet any of the below requirements will result in a significant reduction in the DMD reliability and lifetime. Common ground V_{SS} must also be connected.

9.1 DMD Power Supply Power-Up Procedure


- During power-up, V_{CC} must always start and settle before V_{OFFSET} plus Delay1 specified in Table 9-1, V_{BIAS}, and V_{RESET} voltages are applied to the DMD.
- During power-up, it is a strict requirement that the voltage difference between V_{BIAS} and V_{OFFSET} must be within the specified limit shown in *Recommended Operating Conditions*.
- During power-up, there is no requirement for the relative timing of V_{RESET} with respect to V_{BIAS}.
- Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow the requirements specified in the *Absolute Maximum Ratings*, in the *Recommended Operating Conditions*, and in Figure 9-1.
- During power-up, LVCMOS input pins must not be driven high until after V_{CC} have settled at operating voltages listed in the *Recommended Operating Conditions*.

9.2 DMD Power Supply Power-Down Procedure

- During power-down, V_{CC} must be supplied until after V_{BIAS}, V_{RESET}, and V_{OFFSET} are discharged to within the specified limit of ground. See Table 9-1.
- During power-down, it is a strict requirement that the voltage difference between V_{BIAS} and V_{OFFSET} must be within the specified limit shown in the *Recommended Operating Conditions*.
- During power-down, there is no requirement for the relative timing of V_{RESET} with respect to V_{BIAS}.
- Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the requirements specified in the *Absolute Maximum Ratings*, in the *Recommended Operating Conditions*, and in Figure 9-1.
- During power-down, LVCMOS input pins must be less than specified in the *Recommended Operating Conditions*.

DLP470TE DLPS161A – APRIL 2019 – REVISED JUNE 2022





- A. See *Recommended Operating Conditions*, and the Pin Functions table.
- B. To prevent excess current, the supply voltage difference |V_{OFFSET} V_{BIAS}| must be less than the specified limit in the *Recommended Operating Conditions*
- C. To prevent excess current, the supply difference |V_{BIAS} V_{RESET}| must be less than the specified limit in the *Recommended Operating Conditions*.
- D. V_{BIAS} must power up after V_{OFFSET} has powered up, per the Delay1 specification in Table 9-1
- E. PG_OFFSET must turn off after EN_OFFSET has turned off, per the Delay2 specification in Table 9-1.
- F. [®]DLP controller software enables the DMD power supplies V_{BIAS}, V_{RESET}, V_{OFFSET} with V_{CC} active after RESET_OEZ is at logic high.
- G. [®]DLP controller software initiates the global V_{BIAS} command.
- H. After the DMD micromirror park sequence is complete, the [®]DLP controller software initiates a hardware power-down that activates PWRDNZ and disables V_{BIAS}, V_{RESET}, and V_{OFFSET}.



I. Under power-loss conditions where emergency DMD micromirror park procedures are being enacted by the [®]DLP controller hardware, EN_OFFSET may turn off after PG_OFFSET has turned off. The OEZ signal goes high prior to PG_OFFSET turning off to indicate the DMD micromirror has completed the emergency park procedures.

Figure 9-1. DMD Power Supply Requirements

Table 9-1. DMD Power-Supply Requirements

PARAMETER	DESCRIPTION	MIN	NOM	MAX	UNIT
Delay1	Delay from V_{OFFSET} settled at recommended operating voltage to V_{BIAS} and V_{RESET} power up	1	2		ms
Delay2	PG_OFFSET hold time after EN_OFFSET goes low	100			ns



10 Layout

10.1 Layout Guidelines

The DLP470TE DMD is part of a chipset that is controlled by the DLPC4422 display controller in conjunction with the DLPA100 power and motor driver. These guidelines are targeted at designing a PCB board with the DLP470TE DMD. The DLP470TE DMD board is a high-speed multi-layer PCB, with primarily high-speed digital logic utilizing dual edge clock rates up to 400MHz for DMD LVDS signals. The remaining traces are comprised of low speed digital LVTTL signals. TI recommends that mini power planes are used for VOFFSET, VRESET, and VBIAS. Solid planes are required for DMD_P3P3V(3.3V), DMD_P1P8V and Ground. The target impedance for the PCB is 50 $\Omega \pm 10\%$ with the LVDS traces being 100 $\Omega \pm 10\%$ differential. TI recommends using an 8 layer stack-up as described in Table 10-1.

10.2 Layout Example

10.2.1 Layers

The layer stack-up and copper weight for each layer is shown in Table 10-1. Small sub-planes are allowed on signal routing layers to connect components to major sub-planes on top/bottom layers if necessary.

LAYER NO.	LAYER NAME	COPPER WT. (oz.)	COMMENTS
1	Side A - DMD only	1.5	DMD, escapes, low frequency signals, power sub-planes.
2	Ground	1	Solid ground plane (net GND).
3	Signal	0.5	50 Ω and 100 Ω differential signals
4	Ground	1	Solid ground plane (net GND)
5	DMD_P3P3V	1	+3.3-V power plane (net DMD_P3P3V)
6	Signal	0.5	50 Ω and 100 Ω differential signals
7	Ground	1	Solid ground plane (net GND).
8	Side B - All other Components	1.5	Discrete components, low frequency signals, power sub-planes

Table 10-1. Layer Stack-Up

10.2.2 Impedance Requirements

TI recommends that the board has matched impedance of 50 $\Omega \pm 10\%$ for all signals. The exceptions are listed in Table 10-2.

Table 10-2. Special impedance Requirements					
Signal Type	Signal Name	Impedance (ohms)			
	D_AP(0:15), D_AN(0:15)				
A channel LVDS differential pairs	DCLKA_P, DCLKA_N	100 ±10% differential across each pair			
	SCTRL_AP, SCTRL_AN				
	D_BP(0:15), D_BN(0:15)				
B channel LVDS differential pairs	DCLKB_P, DCLKB_N	100 ±10% differential across each pair			
	SCTRL_BP, SCTRL_BN	pa			
	D_CP(0:15), D_CN(0:15)				
C channel LVDS differential pairs	DCLKC_P, DCLKC_N	100 ±10% differential across each			
	SCTRL_CP, SCTRL_CN				
D channel LVDS differential pairs	D_DP(0:15), D_DN(0:15)				
	DCLKD_P, DCLKD_N	100 ±10% differential across each pair			
	SCTRL_DP, SCTRL_DN				

Table 10-2. Special Impedance Requirements



10.2.3 Trace Width, Spacing

Unless otherwise specified, TI recommends that all signals follow the 0.005-inch/0.005-inch design rule. Minimum trace clearance from the ground ring around the PWB has a 0.1-inch minimum. An analysis of impedance and stack-up requirements determine the actual trace widths and clearances.

10.2.3.1 Voltage Signals

Table 10-3. Special Trace Widths	, Spacing Requirements
----------------------------------	------------------------

SIGNAL NAME	MINIMUM TRACE WIDTH TO PINS (MIL)	LAYOUT REQUIREMENT					
GND	15	Maximize trace width to connecting pin					
DMD_P3P3V	15	Maximize trace width to connecting pin					
DMD_P1P8V	15	Maximize trace width to connecting pin					
VOFFSET	15	Create mini plane from U2 to U3					
VRESET	15	Create mini plane from U2 to U3					
VBIAS	15	Create mini plane from U2 to U3					
All U3 control connections	10	Use 10 mil etch to connect all signals/voltages to DMD pads					



11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature





Figure 11-1. Part Number Description

11.1.2 Device Markings

The device marking includes both human-readable information and a 2-dimensional matrix code. The humanreadable information is described in Figure 11-2. The 2-dimensional matrix code is an alpha-numeric character string that contains the DMD part number, part 1 of the serial number, and part 2 of the serial number. The first character of the DMD serial number (part 1) is the manufacturing year. The second character of the DMD serial number (part 1) is the manufacturing month. The last character of the DMD Serial Number (part 2) is the bias voltage bin letter.

Example: *1910-553AB GHXXXXX LLLLLLM





11.2 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.



11.3 Documentation Support

11.3.1 Related Documentation

The following documents contain additional information related to the chipset components used with the DLP470TE.

- DLPC4422 Display Controller Data Sheet
- DLPA100 Power Management and Motor Driver Data Sheet

11.3.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.3.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DLP470TEAAFXJ	ACTIVE	CLGA	FXJ	257	33	RoHS & Green	Call TI	N / A for Pkg Type	0 to 70		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



			WG NO	25	5151	69	^{sh} 1	ا ٦				1		
F	REV				ESCRIP		REVIS	SIONS	Т	DATE		APP	ROVED]
	А	-		2, INITIAL			IDEATION	DIMO		/28/2016		ARMS	TRONG	
L	В	ECO	216309	7, CORRE		vi t-D			12	/15/2016	F.	ARMS	IRONG	-
														D
SHE A NI	ET	· 3) ACTIN	/F											
SIO	NS													
150)													
														С
.15	0													
		— C]											
														┣━
														В
														\vdash
	485		NOM	ENCLATU	RE OR	DESCR	IPTION						NOTES	4
DWN		s list ISTRO	NG DA	TE 07/13	3/16			-ų) _T	TEXAS 'RUMEN'I allas, Texas				A
ENGR		ISTRO		07/13	_									\mathbf{I}
~			110				.47'	'UHE	ECH.) MT	ANICAI RP_2×	(LVD	S HE	3	
		IRAD		08/03	L		ERIES	410		(FX	J PA	ACKA	GE)	4
CQE M. [DOR	RAK		08/03	3/16	B	A /A	DRA	WING NO	2		5169		1
	-				5	SCALE	4/1	I			SHEE	т 1	OF 4	J







IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated