

[Order](http://www.ti.com/product/DLPC4422?dcmp=dsproject&hqs=sandbuy&#samplebuy) Now

[DLPC4422](http://www.ti.com/product/dlpc4422?qgpn=dlpc4422) DLPS074 –FEBRUARY 2017

DLPC4422 DLP® Display Controller

Technical [Documents](http://www.ti.com/product/DLPC4422?dcmp=dsproject&hqs=td&#doctype2)

1 Features

- Provides Two 30-bit Input Pixel Interfaces or One 60-bit Input Pixel Interface:
	- YUV, YCrCb, or RGB Data Format
	- 8, 9 or 10 Bits per Color
	- Pixel Clock Support Up to 175 MHz for 30-bit and 160 MHz for 60-bit
- Supports 24-30 Hz and 47-120 Hz Frame Rates
- Full Single DLP Controller Support For DMD™s Up to 1920 Pixels Wide
- • Dual DLP Controller Support For Up to 4K Ultra High Definition (UHD) Resolution Display Using DLP660TE TRP DMD
- High-Speed, Low Voltage Differential Signaling (LVDS) DMD Interface
- 150 MHz ARM946™ Microprocessor
- • Microprocessor Peripherals
	- Programmable Pulse-Width Modulation (PWM) and Capture Timers
	- Three I²C Ports, Three UART Ports and Three SSP Ports
	- One USB 1.1 Slave Port
- Image Processing
	- Multiple Image Processing Algorithms
	- Frame Rate Conversion
	- Color Coordinate Adjustment
	- Programmable Color Space Conversion
	- Programmable Degamma and Splash
	- Integrated Support for 3-D Display
- • On-Screen Display (OSD)
- Integrated Clock Generation Circuitry

– Operates on a Single 20 MHz Crystal

Support & **[Community](http://www.ti.com/product/DLPC4422?dcmp=dsproject&hqs=support&#community)**

 22

- Integrated Spread Spectrum Clocking
- **External Memory Support**

Tools & [Software](http://www.ti.com/product/DLPC4422?dcmp=dsproject&hqs=sw&#desKit)

- Parallel Flash for Microprocessor and PWM **Sequence**
- Optional SRAM
- 516 Pin Plastic Ball Grid Array Package
- Supports Lamp, LED, and Laser Hybrid Illumination Systems

2 Applications

- 4K Ultra High Definition (UHD) Display
- Laser TV
- Digital Signage
- Projection Mapping

3 Description

DLPC4422 is a digital display controller for the DLP 4K UHD display chipset. The DLPC4422 display controller, together with the DLP660TE DMD and DLPA100 power management and motor driver device, comprise the chipset. This solution is a great fit for display systems that require high resolution, high brightness and system simplicity. To ensure reliable operation, the DLPC4422 display controller must always be used with the DLP660TE DMD and the DLPA100 power management and motor driver device.

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic

Texas
Instruments

Table of Contents

4 Revision History

5 Pin Configuration and Functions

(1) For instructions on handling unused pins, see *General Handling Guidelines for Unused CMOS-Type Pins*.

(2) I/O Type: I = Input, O = Output, B = Bidirectional, and H = Hysteresis. See [Table](#page-12-0) 1 for subscript explanation. (3) All JTAG signals are LVTTL compatible.

4

Pin Configurations and Functions (continued)

(4) Ports 1 and 2 can each be used to support multiple source options for a given product (e.g., AFE & HDMI). To do so, the data bus from both source components must be connected to the same port pins (1 or 2) and control given to the DLPC4422 device to tri-state the "inactive" source. Tying them together like this will cause some signal degradation due to reflections on the tri-stated path. Given the clock is the most critical signal, three Port clocks (1,2,and 3) are provided to provide an option to improve the signal integrity.

(5) Ports 1 and 2 can be used separately as two 30-bit ports, or can be combined into one 60-bit port (typically for high data rate sources) for transmission of two pixels per clock.

(6) The A, B, C input data channels of Ports 1 and 2 can be internally re-configured/ re-mapped for optimum board layout.

(7) Sources feeding less than the full 10-bits per color component channel should be MSB justified when connected to the DLPC4422 controller and the LSBs tied off to zero. For example an 8-bit per color input should be connected to bits 9:2 of the corresponding A, B, C input channel.

Texas
Instruments

Pin Configurations and Functions (continued)

Pin Configurations and Functions (continued)

Copyright © 2017, Texas Instruments Incorporated *Submit [Documentation](http://www.ti.com/feedbackform/techdocfeedback?litnum=DLPS074&partnum=DLPC4422) Feedback*

Texas
Instruments

Pin Configurations and Functions (continued)

Pin Configurations and Functions (continued)

FXAS NSTRUMENTS

Pin Configurations and Functions (continued)

(8) GPIO signals must be configured by software for input, output, bidirectional, or open-drain. Some GPIOs have one or more alternate use modes, which are also software configurable. The reset default for all optional GPIOs is as an input signal. However, any alternate function connected to these GPIO pins with the exception of general-purpose clocks and PWM generation, are reset. An external pullup to the 3.3-V supply is required for each signal configured as open-drain. External pullup or pulldown resistors may be required to ensure stable operation before software is able to configure these ports.

Pin Configurations and Functions (continued)

Pin Configurations and Functions (continued)

Table 1. I/O Type Subscript Definition

EXAS STRUMENTS

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values are with respect to GROUND.

(3) Applies to external input and bidirectional buffers.

6.2 ESD Ratings

(1) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

(1) The number inside each parenthesis for the I/O refers to the type defined in the I/O type subscript definition section.

 (2) Assumes minimum 1 m/s airflow along with the JEDEC thermal resistance and associated conditions listed at www.ti.com/packaging. Thus this is an approximate value that varies with environment and PCB design.

(3) Maximum thermal values assume max power of 4.6 watts.

(4) Assume Psi $_{\text{JT}}$ equals 0.4 C/W.

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics Application Report*, SPRA953.

(2) In still air.

6.5 Electrical Characteristics(1)

over recommended operating conditions

(1) The number inside each parenthesis or the I/O refers to the type defined in Table 1.

Electrical Characteristics[\(1\)](#page-16-0) (continued)

over recommended operating conditions

6.6 System Oscillators Timing Requirements

over operating free-air temperature range(unless otherwise noted)

(1) The frequency range for MOSC is 20 MHz with +/-100 PPM accuracy (This shall include impact to accuracy due to aging, temperature and trim sensitivity). The MOSC input can not support spread spectrum clock spreading.

(2) Applies only when driven via an external digital oscillator.

6.7 Test and Reset Timing Requirements

(1) With 1.8 V power applied. If the 1.8 V power is disabled by the controller command (For example – if system is placed in Low Power mode where the controller disables 1.8 V power), these signals can be placed and remain in their inactive state indefinitely.

(2) As long as noise on this signal is below the hysteresis threshold.

6.8 JTAG Interface: I/O Boundary Scan Application Timing Requirements

6.9 Port 1 Input Pixel Timing Requirements

(1) For frequencies (fclock) less than 175 MHZ, use following formula to obtain the jitter: Max Clock Jitter = +/- [(1/ƒ_{clock}) – 5414 ps]
(2) ALF_CSYNC, ALF_VSYNC and ALF_HSYNC are Asynchronous signals.

Copyright © 2017, Texas Instruments Incorporated *Submit [Documentation](http://www.ti.com/feedbackform/techdocfeedback?litnum=DLPS074&partnum=DLPC4422) Feedback*

Port 1 Input Pixel Timing Requirements (continued)

6.10 Port 3 Input Pixel Interface (via GPIO) Timing Requirements

(1) For frequencies less than 54 MHZ, use following formula to obtain the jitter: Jitter = $[(1/F) - 5414$ ps].

6.11 DMD LVDS Interface Timing Requirements

(1) The minimum cycle time (t_c) for DCK_A and DCL_B includes 1.0% spread spectrum modulation. User must verify that DMD can support this rate.

(2) Output Setup & Hold times for DMD clock frequencies below the maximum can be calculated as follows: $t_{osu}(fclock) = t_{osu}(fmax) + t_{osu}(frac{1}{2})$ 250000^{*} (1/fclock – 1/400) & t_{oh}(fclock) = t_{oh}(fmax) + 250000^{*}(1/fclock – 1/400) where fclock is in MHz.

6.12 Synchronous Serial Port (SSP) Interface Timing Requirements

STRUMENTS

EXAS

6.13 Programmable Output Clocks Switching Characteristics

over operating free air temperature range, C_L(min timing) = 5 pF, C_L(max timing) = 50 pF (unless otherwise noted)

(1) The frequency of OCLKA thru OCLKC is programmable.

(2) The Duty Cycle of OCLKA thru OCLKC will be within +/- 2 ns of 50%.

6.14 Synchronous Serial Port Interface (SSP) Switching Characteristics

over operating free-air temperature range, ${\rm C}_{\rm L}$ (min timing) = 5 pF, ${\rm C}_{\rm L}$ (max timing) = 50 pF (unless otherwise noted)

(1) The SSP can be used as an SSP Master, or as an SSP Slave. When used as a Master, the SSP can be configured to sample DI with the same internal clock edge used to transmit the next DO. This essentially provides a full cycle rather than a half cycle timing path, allowing operation at higher SPI clock frequencies.

(2) The SSP can be configured into four different operational modes/configurations.

Table 2. SSP Clock Operational Modes

6.15 JTAG Interface: I/O Boundary Scan Application Switching Characteristics

over operating free-air temperature range, C_L(min timing) = 5 pF, C_L(max timing) = 85 pF (unless otherwise noted)

Figure 1. System Oscillators

Texas **NSTRUMENTS**

Figure 3. Power Down

Figure 4. I/O Boundary Scan

Figure 5. Programmable Output Clocks

Figure 6. Port1, Port2, and Port3 Input Interface

Figure 7. Synchronous Serial Port Interface - Master

Figure 8. Synchronous Serial Port Interface - Slave

Figure 9. DMD LVDS Interface

7 Detailed Description

7.1 Overview

As with prior DLP® electronics solutions, image data is 100% digital from the DLPC4422 input port to the image projected on to the display screen. The image stays in digital form and is never converted into an analog signal. The DLPC4422 processes the digital input image and converts the data into bit-plane format as needed by the DMD. The DLPC4422 display controller is optimized for high-resolution and high-brightness display applications. Applications include 4K UHD display applications, smart lighting, digital signage, and Laser TV.

7.3 Feature Description

7.3.1 System Reset Operation

7.3.1.1 Power-up Reset Operation

Immediately following a power-up event, DLPC4422 hardware automatically brings up the Master PLL and places the ASIC in normal power mode. It then follows the standard system reset procedure (see *[System](#page-26-4) Reset [Operation](#page-26-4)*).

7.3.1.2 System Reset Operation

Immediately following any type of system reset (Power-up reset, PWRGOOD reset, watchdog timer timeout, lamp-strike reset, etc), the DLPC4422 device shall automatically return to NORMAL power mode and return to the following state:

- All GPIO will tri-state.
- The Master PLL will remain active (it is reset only after a power-up reset sequence) and most of the derived clocks are active. However, only those resets associated with the ARM9 processor and its peripherals will be released (The ARM9 is responsible for releasing all other resets).

Feature Description (continued)

- ARM9 associated clocks default to their full clock rates. (Boot-up is a full speed)
- All front end clocks derived are disabled.
- The PLL feeding the LVDS DMD I/F (PLLD) defaults to its power-down mode and all derived clocks are inactive with corresponding resets asserted (The ARM9 is responsible for enabling these clocks and releasing associated resets).
- LVDS I/O defaults to its power-down mode with outputs tri-stated.
- All resets output by the DLPC4422 device remain asserted until released by the ARM9. (after boot-up)
- The ARM9 processor boots-up from external flash.

When the ARM9 boots-up, the ARM9 API:

- Configures the programmable DDR Clock Generator (DCG) clock rates (i.e. the DMD LVDS I/F rate)
- Enables the DCG PLL (PLLD) while holding divider logic in reset
- When the DCG PLL locks, ARM9 software sets DMD clock rates
- API software then releases DCG divider logic resets, which in turn, enable all derived DCG clocks
- Release external resets

Application software then typically waits for a wake-up command (through the soft power switch on the projector) from the end user. When the projector is requested to wake-up, the software places the ASIC back in normal mode, re-initialize clocks, and resets as required.

7.3.2 Spread Spectrum Clock Generator Support

The DLPC4422 controller supports limited, internally-controlled, spread spectrum clock spreading on the DMD interface. The purpose of this is to frequency spread all signals on this high-speed, external interface to reduce EMI emissions. Clock spreading is limited to triangular waveforms. The DLPC4422 controller provides modulation options of 0%, +/-0.5% and +/-1.0% (center-spread modulation).

7.3.3 GPIO Interface

The DLPC4422 controller provides 83 software-programmable, general-purpose I/O pins. Each GPIO pin is individually configurable as either input or output. In addition, each GPIO output can be either configured as push-pull or open-drain. Some GPIO have one or more alternate-use modes, which are also software configurable. The reset default for all GPIO is as an input signal. However, any alternate function connected to these GPIO pins, with the exception of general purpose clocks and PWM generation, will be reset. When configured as open-drain, the outputs must be externally pulled-up (to the 3.3V supply). External pull-up or pulldown resistors may be required to ensure stable operation before software is able to configure these ports.

7.3.4 Source Input Blanking

Vertical and horizontal blanking requirements for both input ports are defined as follows (See *Video Timing Parameter Definitions*).

- Minimum port 1 and port 2 vertical blanking
	- Vertical back porch: 370 µs
	- Vertical front porch: 1 line
	- Total vertical blanking: 370 µs + 2 lines
- Minimum port 3 vertical blanking
	- Vertical back porch: 370 µs
	- Vertical front porch: 0 lines
- Total vertical blanking: 370 µs+ 2 lines
- Minimum port1, port 2, and port 3 horizontal blanking
	- Horizontal back porch (HBP): 10 pixels
	- Horizontal front porch (HFP): 0 pixels
	- Total horizontal blanking (THB): 80 pixels

Feature Description (continued)

7.3.5 Video Graphics Processing Delay

The DLPC4422 controller introduces a variable number of field/ frame delays dependent on the source type and selected processing steps performed on the source. For optimum audio/ video synchronization this delay must be matched in the audio path. The following tables define various video delay scenarios to aid in audio matching.

Frame and Fields in table refer to source frames and fields.

- For 2-D sources, "N" is defined to be the ratio of the primary channel source frame rate (or field rate for interlaced video) to the display frame/ field rate.
- For 3-D sources, "M" is defined to be the ratio of the primary channel source frame rate (or field rate for interlaced video) required to obtain both the left and right image, to the display frame/field rate (The rate at which each eye is displayed).

Source	3D Video Decoder	De-Interlacing	Frame Rate Conversion	FRC Type	Formatter Buffer	Total Delay
50 to 60 Hz Interlaced SDTV Video	Disabled	Disabled	2 Fields	Sync (1:4)	M Fields	$2 + M$ Fields
60Hz Progressive Video	Disabled	Disabled	2 Frames	Sync (1:4)	M Frames	$2 + M$ Frames
120Hz Progressive Video	Disabled	Disabled	2 Frames	Sync (1:2)	M Frames	$2 + M$ Frames
24Hz 1080p	Disabled	Disabled	1 Frame	Sync (1:6)	M Frames	$1 + M$ Frames
50 to 60 Hz (720p, 1080p)	Disabled	Disabled	1 Frame	Sync (1:2)	M Frames	$1 + M$ Frames
50 to 60 Hz 1080p	Disabled	Disabled	1 Frame	Sync (1:2)	M Frames	$1 + M$ Frames
60Hz Interlaced Graphics (VGA- WUXGA)	Disabled	Disabled	1 Field	Sync (1:4)	M Frames	$1 + M$ Frames
60 Hz Graphics	Disabled	Disabled	1 Frame	Sync (1:4)	M Frames	$1 + M$ Frames
120 Hz Graphics	Disabled	Disabled	1 Frame	Sync (1:2)	M Fields	$1 + M$ Fields
50 to 60 Hz Interlaced	Disabled	Disabled	1 Field	Sync(1:2)	M Fields	$1 + M$ Fields
50 to 60 Hz Progressive	Disabled	Disabled	1 Frame	Sync(1:2)	M Frames	$1 + M$ Frames

Table 3. Primary Channel/Video-Graphics Processing Delay

7.3.6 Program Memory Flash/SRAM Interface

The DLPC4422 controller provides three external program memory chip selects:

- PM_CSZ_0 available for optional SRAM or flash device $(≤ 128$ Mb)
- PM_CSZ_1 dedicated CS for boot flash device (ie. Standard NOR-type flash, ≤ 128 Mb)
- PM_CSZ_2 available for optional SRAM or flash device $(≤ 128$ Mb)

Flash and SRAM access timing is software programmable up to 31 wait states. Wait state resolution is 6.7 ns in normal mode and 53.33 ns in low power modes. Wait state program values for typical flash access times are shown in the [Table](#page-28-0) 4.

(1) Assumes a maximum single direction trace length of 75 mm.

Texas **NSTRUMENTS**

Note that when another device such as an SRAM or additional flash is used in conjunction with the boot flash, care must be taken to keep stub length short and located as close as possible to the flash end of the route.

The DLPC4422 controller provides enough Program Memory Address pins to support a flash or SRAM device up to 128 Mb. For systems not requiring this capacity, up to two address pins can be used as GPIO instead. Specifically, the two most significant address bits (i.e. PM_ADDR_22 and PM_ADDR_21) are shared on pins GPIO_36 and GPIO_35 respectively. Like other GPIO pins, these pins float in a high-impedance input state following reset; therefore, if these GPIO pins are to be reconfigured as Program Memory Address pins, they require board-level pull-down resistors to prevent any flash address bits from floating until software is able to reconfigure the pins from GPIO to Program Memory Address. Also note that until software reconfigures the pins from GPIO to Program Memory Address, upper portions of flash memory are not accessible.

[Table](#page-29-0) 5 shows typical GPIO_35 and GPIO36 pin configuration for various flash sizes.

Table 5. Typical GPIO_35 and GPIO_36 Pin Configurations for Various Flash Sizes

(1) Board-level pulldown resistor required.

7.3.7 Calibration and Debug Support

The DLPC4422 controller contains a test point output port, TSTPT_(7:0), which provides selected system calibration support as well as ASIC debug support. These test points are inputs while reset is applied and switch to outputs when reset is released. The state of these signals is sampled upon the release of system reset and the captured value configures the test mode until the next time reset is applied. Each test point includes an internal pull-down resistor and thus external pull-ups are used to modify the default test configuration. The default configuration (x00) corresponds to the TSTPT_(7:0) outputs being driven low for reduce switching activity during normal operation. For maximum flexibility, an option to jumper to an external pull-up is recommended for TSTPT_(3:0). Note that adding pull-up to TSTPT_(7:4) may have adverse affects for normal operation and are not recommended. Note that these external pull-ups are only sampled upon a zero to one transition on POSENSE and thus changing their configuration after reset has been released will not have any effect until the next time reset is asserted and released. [Table](#page-29-1) 6 defines the test mode selection for 3 of the 16 programmable scenarios defined by TSTPT $(3:0)$:

Table 6. Test Mode Selection

7.3.8 Board Level Test Support

The in-circuit tri-state enable signal (ICTSEN) is a board level test control signal. By driving ICTSEN to a logic high state, all ASIC outputs (except TDO1 and TDO2) will be tri-stated.

The DLPC4422 controller also provides JTAG boundary scan support on all I/O except non-digital I/O and a few special signals. [Table](#page-30-0) 7 defines these exceptions.

Table 7. DLPC4422 -Signals Not Covered by JTAG

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DLPC4422 display controller is part of the DLP660TE chipset. The controller integrates all system image processing and control and DMD data formatting onto a single integrated circuit (IC). It will support LED, Lamp, or Hybrid illumination systems, and it also includes multiple image processing algorithms such as DynamicBlack™ or BrilliantColor™. Applications of interest include 4K UHD display applications, Laser TV, digital signage and projection mapping.

8.2 Typical Application

The DLPC4422 controller is ideal for applications requiring high brightness and high resolution displays. When two DLPC4422 display controllers are combined with the DLP660TE DMD, an FPGA, a power management and motor driver device (DLPA100), and other electrical, optical and mechanical components the chipset enables bright, affordable, full 4K UHD display solutions. A typical 4K UHD system application using the DLPC4422 controller and DLP660TE DMD is shown in [Figure](#page-31-3) 10.

Figure 10. Typical 4K UHD Display Application

8.2.1 Design Requirements

The display controller is the digital interface between the DMD and the rest of the system. The display controller takes digital input from front end digital receivers and drives the DMD over a high speed interface. The display controller also generates the necessary signals (data, protocols, timings) required to display images on the DMD. Some systems require a dual controller to format the incoming data before sending it to the DMD. Reliable operation of the DMD is only insured when the DMD and the controller are used together in a system. In addition to the DLP devices in the chipset, other devices may be needed. Typically a Flash part is needed to store the software and firmware.

Typical Application (continued)

8.2.1.1 Recommended MOSC Crystal Oscillator Configuration

Table 8. Crystal Port Characteristics

Table 9. Recommended Crystal Configuration

(1) Typical drive level with the XSA020000FK1H-OCX Crystal (ESRmax = 40 Ω) = 50 µW.

Figure 11. Recommended Crystal Oscillator Configuration

It is assumed that the external crystal oscillator will stabilize within 50 ms after stable power is applied.

8.2.2 Detailed Design Procedure

For connecting the DLPC4422 controller and the DLP660TE DMD together, see the reference design schematic. Layout guidelines should be followed to achieve a reliable projector. To complete the DLP system, an optical module or light engine is required that contains the DLP660TE DMD, associated illumination sources, optical elements, and necessary mechanical components.

9 Power Supply Recommendations

9.1 System Power Regulations

TI strongly recommends that the VDD18_PLLD, VDD18_PLLM1, and VDD18_PLLM2 power feeding internal PLLs be derived from an isolated linear regulator in order to minimize the AC Noise component. It is acceptable for VDD11_PLLD, VDD11_PLLM1, VDD11_PLLM2, and VDD11_PLLS to be derived from the same regulator as the core VDD11, but they should be filtered.

9.2 System Power-Up Sequence

Although the DLPC4422 controller requires an array of power supply voltages (1.1 V, 1.8 V, 3.3 V), there are no restrictions regarding the relative order of power supply sequencing. This is true for both power-up and powerdown scenarios. Similarly, there is no minimum time between powering-up or powering-down the different supplies feeding the DLPC4422 controller. However, note that it is not uncommon for there to be power sequencing requirements for the devices that share the supplies with the DLPC4422 controller.

- 1.1-V core power should be applied whenever any I/O power is applied. This ensures the state of the associated I/O that are powered are controlled to a known state. Thus, TI recommends apply core power first. Other supplies should be applied only after the 1.1-Vcore has ramped up.
- All DLPC4422 device power should be applied before POSENSE is asserted to ensure proper power-up initialization is performed.

It is assumed that all DLPC4422 device power-up sequencing is handled by external hardware. It is also assumed that an external power monitor will hold the DLPC4422 device in system reset during power-up (i.e. POSENSE = 0). During this time all DLPC4422 device I/O will be tri-stated. The master PLL (PLLM1) is released from reset upon the low to high transition of POSENSE but the DLPC4422 device keeps the rest of the device in reset for an additional 60 ms to allow the PLL to lock and stabilize its outputs. After this 60 ms delay the ARM-9 related internal resets will be de-asserted causing the microprocessor to begin its boot-up routine.

Figure 12. System Power-Up Sequence

9.3 Power-On Sense (POSENSE) Support

It is difficult to set up a power monitor to trip exactly on the DLPC4422 device minimum supply voltage spec. Thus for practical reasons, TI recommends that the external power monitor generating POSENSE target its threshold to 90% of the minimum supply voltage specs and ensure that POSENSE remain low a sufficient amount of time for all supply voltages to reach minimum device requirements and stabilize. Note that the trip voltage for detecting the loss of power, as well as the reaction time to respond to a low voltage condition is not critical for POSENSE as PWRGOOD is used for this purpose. As such, PWRGOOD has critical requirements in these areas.

9.4 System Environment and Defaults

9.4.1 DLPC4422 System Power-Up and Reset Default Conditions

Following system power-up, the DLPC4422 device performs a power-up initialization routine that defaults the device to it's normal power mode, in which ARM9-related clocks are enabled at their full rate and associated resets are released. Most other clocks default to disabled state with associated resets asserted until released by the processor. In addition, the default for system power gating enables all power. These same defaults are also applied as part of all system reset events (Watch Dog timer timeout, Lamp Strike reset, etc) that occur without removing or cycling power, with the possible exception of power for the LVDS I/O and internal DRAM. For an extended reset condition, the OEM is expected to place the ASIC in Low Power mode prior to reset, in which case the 1.8-V power for the LVDS I/O and internal DRAM will be disabled. When this reset is release, the 1.8-V power won't be enabled until the ARM9 has been initialized and is executing it's system initialization routines.

Following power-up or system reset initialization, the ARM9 boots from an external flash memory after which it enables the 1.8-V power (from the DLPA100), enables the rest of the ASIC clocks, and initializes the internal DRAM. Once system initialization is complete the Application software determines if and when to enter low power mode.

9.4.2 1.1-V System Power

The DLPC4422 device can support a low cost power delivery system with a single 1.1-V power source derived from a switching regulator. To enable this approach, appropriate filtering must be provided for the 1.1-V power pins of the PLLs.

9.4.3 1.8-V System Power

TI recommends that the DLPC4422 device power delivery system provide two independent 1.8-V power sources. One of the 1.8 V power sources should be used to supply 1.8-V power to the DLPC4422 device LVDS I/O and internal DRAM. Power for these functions should always be fed from a common source which is recommended to be linear regulator. The second 1.8-V power source should be used (along with appropriate filtering as discussed in the PCB layout guidelines for internal ASIC PLL power section of this document) to supply all of the DLPC4422 device internal PLLs. In order to keep this power as clean as possible, TI highly recommends a dedicated linear regulator for the 1.8-V power to the PLLs.

9.4.4 3.3-V System Power

The DLPC4422 device can support a low cost power delivery system with a single 3.3-V power sources derived from a switching regulator. This 3.3-V power will supply all LVTTL I/O and the Crystal Oscillator cell. 3.3-V power should remain active in all power modes for which 1.1-V core power is applied.

9.4.5 Power Good (PWRGOOD) Support

The PWRGOOD signal is defined as an early warning signal that alerts the DLPC4422 device a specified amount of time before the DC supply voltages drop below specifications. This allows the DLPC4422 device to park the DMD and to place the system into reset, ensuring the integrity of future operation. For practical reasons, TI recommends that the monitor sensing PWRGOOD be on the input side of supply regulators.

9.4.6 5V Tolerant Support

With the exception of USB_DAT, the DLPC4422 device does not support any other 5V tolerant I/O. However, note that source signals ALF_HSYNC, ALF_VSYNC & I2C typically have 5V requirements and special measures must be taken to support them. TI recommends the use of a 5V to 3.3V level shifter.

10 Layout

10.1 Layout Guidelines

TI recommends 2-ounce copper planes in the PCB design to achieve needed thermal connectivity.

10.1.1 PCB Layout Guidelines for Internal ASIC Power

TI recommends the following guidelines to achieve desired ASIC performance relative to internal PLLs:

- The DLPC4422 device contains four PLLs (PLLM1, PLLM2, PLLD & PLLS), each of which have a dedicated 1.1-V digital supply, and three (PLLM1, PLLM2 & PLLD) which have a dedicated 1.8-V analog supply. It is important to have filtering on the supply pins that covers a broad frequency range. Each 1.1-V PLL supply pin should have individual high frequency filtering in the form of a ferrite bead and a 0.1 µF ceramic capacitor. These components should be located very close to the individual PLL supply balls. The impedance of the ferrite bead should be much greater than that of the capacitor at frequencies above 10 MHz. The 1.1-V to the PLL supply pins should also have low frequency filtering in the form of an RC filter. This filter can be common to all the PLLs. The voltage drop across the resistor is limited by the 1.1-V regulator tolerance and the DLPC4422 device voltage tolerance. A resistance of 0.36 Ω and a 100 µF ceramic are recommended.
- The analog 1.8-V PLL power pins should have a similar filter topology as the 1.1 V. In addition, TI recommends that the 1.8-V be generated with a dedicated linear regulator.
- When designing the overall supply filter network, care must be taken to ensure no resonance occurs. Particular care must be taken around the 1- to 2-MHz band, as this coincides with the PLL natural loop frequency.

INSTRUMENTS

TEXAS

Layout Guidelines (continued)

Figure 13. PLL Filter Layout

High frequency decoupling is required for both 1.1-V and 1.8-V PLL supplies and should be provided as close as possible to each of the PLL supply package pins. TI recommends placing decoupling capacitors under the package on the opposite side of the board. Use high quality, low-ESR, monolithic, surface mount capacitors. Typically 0.1µF for each PLL supply should be sufficient. The length of a connecting trace increases the parasitic inductance of the mounting and thus, where possible, there should be no trace, allowing the via to butt up against the land itself. Additionally, the connecting trace should be made as wide as possible. Further improvement can be made by placing vias to the side of the capacitor lands or doubling the number of vias.

The location of bulk decoupling depends on the system design.

10.1.2 PCB Layout Guidelines for Auto-Lock Performance

One of the most important factors in getting good performance from Auto-Lock is to design the PCB with the highest quality signal integrity possible. TI recommends the following:

- Place the ADC chip as close to the VESA/Video connectors as possible.
- Avoid crosstalk to the analog signals by keeping them away from digital signals
- Do not place the digital ground or power planes under the analog area between the VESA connector to the ADC chip.
- Avoid crosstalk onto the RGB analog signals, by separating them from the VESA Hsync and Vsync signals.
- Analog power should not be shared with the digital power directly.
- Try to keep the trace lengths of the RGB as equal as possible.
- Use good quality (1%) termination resistors for the RGB inputs to the ADC
- If the green channel must be connected to more than the ADC green input and ADC sync-on-green input, provide a good quality high impendence buffer to avoid adding noise to the green channel.

10.1.3 DMD Interface Considerations

High speed interface waveform quality and timing on the DLPC4422 device (i.e. the LVDS DMD Interface) is dependent on the total length of the interconnect system, the spacing between traces, the characteristic impedance, etch losses, and how well matched the lengths are across the interface. Thus ensuring positive timing margin requires attention to many factors.

As an example, DMD Interface system timing margin can be calculated as follows:

- Setup Margin = (DLPC4422 output setup) (DMD input setup) (PCB routing mismatch) (PCB SI degradation)
- Hold-time Margin = (DLPC4422 output hold) (DMD input hold) (PCB routing mismatch) (PCB SI degradation)

Where *PCB SI degradation* is signal integrity degradation due to PCB effects, which include simultaneously switching output (SSO) noise, cross-talk and inter-symbol interference (ISI) noise. The DLPC4422 device I/O timing parameters as well as DMD I/O timing parameters can be easily found in their corresponding datasheets. Similarly, *PCB routing mismatch* can be budgeted and met through controlled PCB routing. However, PCB SI degradation is not so straight forward.

In an attempt to minimize the signal integrity analysis that would otherwise be required, the following PCB design guidelines are provided as a reference of an interconnect system that satisfies both waveform quality and timing requirements (accounting for both PCB routing mismatch and PCB SI degradation). Variation from these recommendations may also work, but should be confirmed with PCB signal integrity analysis or lab measurements

PDB Design:

39

Layout Guidelines (continued)

PCB Stackup:

- Reference plane 1 is assumed to be a ground plane for proper return path
- Reference plane 2 is assumed to be the I/O power plane or ground
- Dielectric FR4, (Er): 4.2 (nominal)
- Signal trace distance to reference plane 1 (H1) 5.0 mil (nominal)
- -
- Signal trace distance to reference plane 2 (H2) 34.2 mil (nominal)

PCB Stackup Geometries

Figure 14. PCB Stackup Geometries

Layout Guidelines (continued)

Table 10. General PCB Routing (Applies to All Corresponding PCB Signals)

(1) Line width is expected to be adjusted to achieve impedance requirements

Table 11. DMD I/F, PCB Interconnect Length Matching Requirements(1)(2)

(1) These values apply to the PCB routing only. They do not include any internal package routing mismatch associated with the DLPC4422 controller or the DMD. Additional margin can be attained if internal DLPC4422 package skew is taken into account.

(2) To minimize EMI radiation, serpentine routes added to facilitate matching should be implemented on signal layers only, and between reference planes.

Number of layer changes:

- Single ended signals: Minimize
- Differential signals: Individual differential pairs can be routed on different layers but the signals of a given pair should not change layers.

Termination requirements:

- DMD Interface None, the DMD receiver is differentially terminated to 100 ohm internally Connector (DMD-LVDS I/F bus only) - High Speed Connectors that meet the following requirements should be used:
- Differential Crosstalk <5 %
	-

● Differential Impedance 75-125 ohms

Routing requirements for right angle connectors:

When using right angle connectors, P-N pairs should be routed in same row to minimize delay mismatch. When using right angle connectors, propagation delay difference for each row should be accounted for on associated PCB etch lengths.

10.1.4 Layout Example

Figure 15. Layer 3

A135 DAT U33 াকা AN₂ TTER

Figure 16. Layer 4

10.1.5 Thermal Considerations

The underlying thermal limitation for the DLPC4422 device is that the maximum operating junction temperature (T^J) not be exceeded (this is defined *Recommended Operating Conditions*). This temperature is dependent on operating ambient temperature, airflow, PCB design (including the component layout density and the amount of copper used), power dissipation of the DLPC4422 device and power dissipation of surrounding components. The DLPC4422 package is designed primarily to extract heat through the power and ground planes of the PCB, thus copper content and airflow over the PCB are important factors.

The recommended maximum operating ambient temperature (T_A) is provided primarily as a design target and is based on maximum DLPC4422 power dissipation and $R_{\theta JA}$ at 1 m/s of forced airflow, where $R_{\theta JA}$ is the thermal resistance of the package as measured using a JEDEC defined standard test PCB. This JEDEC test PCB is not necessarily representative of the DLPC4422 PCB, and thus the reported thermal resistance may not be accurate in the actual product application. Although the actual thermal resistance may be different, it is the best information available during the design phase to estimate thermal performance. However, after the PCB is designed and the product is built, TI highly recommends that thermal performance be measured and validated.

To do this, the top center case temperature should be measured under the worse case product scenario (max power dissipation, max voltage, max ambient temp) and validated not to exceed the maximum recommended case temperature (T_C). This specification is based on the measured φ_{JT} for the DLPC4422 package and provides a relatively accurate correlation to junction temperature. Note that care must be taken when measuring this case temperature to prevent accidental cooling of the package surface. TI recommends a small (approx 40 gauge) thermocouple. The bead and the thermocouple wire should contact the top of the package and be covered with a minimal amount of thermally conductive epoxy. The wires should be routed closely along the package and the board surface to avoid cooling the bead through the wires.

Copyright © 2017, Texas Instruments Incorporated *Submit [Documentation](http://www.ti.com/feedbackform/techdocfeedback?litnum=DLPS074&partnum=DLPC4422) Feedback*

11 Device and Documentation Support

11.1 Device Support

11.1.1 Video Timing Parameter Definitions

- **Active Lines Per Frame (ALPF)** Defines the number of lines in a Frame containing displayable data: ALPF is a subset of the TLPF.
- **Active Pixels Per Line (APPL)** Defines the number of pixel clocks in a line containing displayable data: APPL is a subset of the TPPL
- **Horizontal Back Porch Blanking (HBP)** Number of blank pixel clocks after Horizontal Sync but before the first active pixel. Note: HBP times are reference to the leading (active) edge of the respective sync signal
- **Horizontal Front Porch Blanking (HFP)** Number of blank pixel clocks after the last active pixel but before Horizontal Sync.
- Horizontal Sync (HS) Timing reference point that defines the start of each horizontal interval (line). The absolute reference point is defined by the "active" edge of the HS signal. The "active" edge (either rising or falling edge as defined by the source) is the reference from which all Horizontal Blanking parameters are measured.
- **Total Lines Per Frame (TLPF)** Defines the Vertical Period (or Frame Time) in lines: TLPF = Total number of lines per frame (active and inactive).
- **Total Pixel Per Line (TPPL)** Defines the Horizontal Line Period in pixel clocks: TPPL = Total number of pixel clocks per line (active and inactive).
- **Vertical Back Porch Blanking (VBP)** Number of blank lines after Vertical Sync but before the first active line.
- **Vertical Front Porch Blanking (VFP)** Number of blank lines after the last active line but before Vertical Sync.
- **Vertical Sync (VS)** Timing reference point that defines the start of the vertical interval (frame). The absolute reference point is defined by the "active" edge of the VS signal. The "active" edge (either rising or falling edge as defined by the source) is the reference from which all Vertical Blanking parameters are measured.

11.1.2 Device Nomenclature

Table 12. Part Number Description

TI PART NUMBER	DESCRIPTION		
DLPC4422	DLPC4422 Digital Controller		

11.1.3 Device Markings

11.1.3.1 Device Marking

Figure 18. DLPC4422 Device Markings

Marking Definitions:

Line1: DLP Device Name followed by TI Part Number

Line2: Foundry part number

Line3:

- SSSSSSYYWWMMM-QQ Package Assembly information
- **SSSSSS: Manufacturing Country**
- YYWW: Date Code (YY =Year :: WW = Week)
- MMM: Manufacturing Site (HAL = Taiwan, HBL = Japan)
- QQ: Qualification level

Line4:

- LLLLLLL: Manufacturing Lot code
- e1: lead-free solder balls consisting of SnAgCu

11.2 Documentation Support

11.2.1 Related Documentation

The following documents contain additional information related to the chipset components used with the DLPC4422:

- DLP660TE DMD Data Sheet
- DLPA100 Power Management and Motor Driver Data Sheet

11.3 Support Resources

TI E2E™ [support](http://e2e.ti.com) forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms](http://www.ti.com/corp/docs/legal/termsofuse.shtml) of Use.

11.4 Trademarks

E2E is a trademark of Texas Instruments. DLP is a registered trademark of Texas Instruments. ARM946 is a trademark of ARM.

11.5 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the \leq =1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated