







DLPR410 Configuration PROM

1 Features

- Pre-programmed Xilinx® PROM configures the **DLPC410ZYR DMD digital controller**
- I/O pins compatible with 1.8 V to 3.3 V
- 1.8 V core supply voltage
- -40°C to 85°C operating temperature range

2 Applications

Lithography

- Direct imaging
- Flat panel display
- Printed circuit board manufacturing

Industrial

- 3D printing
- 3D scanners for machine vision
- Quality control

Displays

- 3D imaging
- Intelligent and adaptive lighting
- Augmented reality and information overlay

3 Description

The DLPR410 device is a programmed PROM used to properly configure the DLPC410ZYR Controller to operate five different digital micromirror device (DMD) options: DLP650LNIRFYL, DLP7000FLP, DLP7000UVFLP, DLP9500FLN and, DLP9500UVFLN DMDs. The firmware in this device enables the DLPC410ZYR Controller to provide system data throughput rates up to 48 Gigabits per second (Gbps) with the options for random row addressing and Load4 capabilities. Often this family of chips is designed into high speed UV and NIR optical systems such as direct imaging lithography, 3D printing and laser marking equipment that need fast throughput and pixel accurate control.

Get started with TI DLP® light-control technology page to learn how to get started with the DLPC410ZYR. The DLP advanced light control resources on ti.com accelerate time to market, which include evaluation modules, reference designs, optical modules manufacturers, and DLP design network partners.

Device Information⁽¹⁾

NUMBER		PACKAGE	BODY SIZE (NOM)
	DLPR410	DSBGA (48)	8.00 mm × 9.00 mm × 1.20 mm

For all available packages, see the orderable addendum at the end of the data sheet.




Figure 3-1. Simplified Application



Table of Contents

1 Features1	7.4 Device Functional Modes	9
2 Applications1	8 Application and Implementation1	1
3 Description1	8.1 Application Information1	
4 Revision History2	8.2 Typical Application1	
5 Pin Configuration and Functions4	9 Power Supply Recommendations1	
6 Specifications6	10 Layout1	3
6.1 Absolute Maximum Ratings6	10.1 Layout Guidelines1	
6.2 ESD Ratings6	11 Device and Documentation Support1	5
6.3 Recommended Operating Conditions6	11.1 Device Support1	5
6.4 Thermal Information6	11.2 Documentation Support1	7
6.5 Electrical Characteristics6	11.3 Receiving Notification of Documentation Updates 1	7
6.6 Supply Voltage Requirements for Power-On	11.4 Support Resources1	7
Reset and Power-Down7	11.5 Trademarks1	7
6.7 Timing Requirements7	11.6 Electrostatic Discharge Caution1	7
7 Detailed Description8	11.7 Glossary1	7
7.1 Overview8	12 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram8	Information1	7
7.3 Feature Description8		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	changes from Revision F (January 2020) to Revision G (August 2021)	Page
•	Updated all references to DLPC410 Controller in data sheet to DLPC410ZYR Controller	1
•	Updated Applications List	1
	Updated Simplified Application Diagram in Description section	
•	Moved Xilinx XCF specifications link to top of Specifications section	1
	Removed numbers appended to all DNC signals in Pin Functions table	
	Added entry for V _{CCJ} to Absolute Maximum Ratings	
	Removed footnote reference to JEDEC Standard JESD22-A114A in ESD Ratings	
	Added entry for V _{CCJ} to Recommended Operating Conditions	
	Updated DLPC410ZYR and DLPR410 Connection Schematic	
	Updated DLPR410 and DLPC410ZYR with DMD Example Block Diagram	
	Added Application Curves section	
•	Added 0.047-µF decoupling capacitor to GND for all Power Pins in Power Supply Recommendations	13
	Added Layout Example section	
	Added DLPR410BYVA to Device Compatibility table	
	Added DLPR410BYVA to Part Number Description table	
	Added DLPR410B Device Markings	
	5	
_		

С	hanges from Revision E (December 2018) to Revision F (January 2020)	Page
•	Corrected Max Tstg per Xilinx data sheet	6
•	Pulled in specific layout information from referenced document and removed reference	13
•	Corrected DDC_Version(3:0) bus width to DDC_Version(2:0).	15

_		
С	Changes from Revision D (April 2015) to Revision E (December 2018)	Page
•	Updated Applications and Description to include new DLP650LNIR, removed data transfer rate	······································
•	Corrected Min Tstg per Xilinx data sheet	6
	Corrected Min VCCO per Xilinx data sheet	
	Added support information for new DLP650LNIR DMD (multiple places)	
	Updated Section 7.2	
	·	



www.ti.com

•	Corrected improper "DLPC910" reference to "DLPC410"	11
•	Updated Figure 8-1	
•	Added Section 11.1.1 table	1 <mark>5</mark>
•	Updated Section 11.1.2	15
•	Updated Section 11.1.3 section.	15
•	Added DLP650LNIR to Table 11-2 section	17
•	Deleted DLP Discovery 4100 Chipset reference in Table 11-2	
CI	nanges from Revision C (March 2013) to Revision D (October 2015)	Page
•	Updated Features, Applications, and Description	
•	Deleted DLPR4101 (enhanced functionality PROM part number) throughout document	
•	Added ESD Rating table, Feature Description section, Device Functional Modes, Application and	
	Implementation section, Power Supply Recommendations section, Layout section, Device and	
	Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted 1.8 V and 3.3 V operation values from V _{CCO} , V _{IL} , and V _{IH} - this implementation is 2.5 V	
•	Changed Device Marking Image	
•	Changed Device Marking Image	
•	Deleted DLP® Discovery™ 4100 Chipset Datasheet from Related Documentation	
•	Added Link to XCF16P data sheet at xilinx.com	
CI	nanges from Revision B (March 2013) to Revision C (April 2013)	Page
•	Added Top View of Device	1
•	Added DLPR4101 "Load 4" enhanced functionality to Features	1
•	Added DLPR410 and DLPR4101 (enhanced functionality PROM part number) to DLPR410 throughout	
	document	
•	Added a link to the data sheet	1
•	Added the Version column to the Ordering Information table	4
•	Updated DLPC and DLP7000 / DLP7000UV Embedded Example Block Diagram	
•	Added DLP7000UV and DLP9500UV well suited for direct imaging lithography, 3D printing, and UV	
	applications	
•	Added DLPR41011VA as equivalent to 11 part number 2510442-0006	
	Added DLPR410 to Figure 11-2	
	Added Top View of Device to device marking	
•	Added DLP7000UV Related Documentation	
•	Added DLP9500UV Related Documentation	
<u>.</u>	Added DLP95000V Related Documentation	17
CI	nanges from Revision A (September 2012) to Revision B (March 2013)	Page
•	Changed the top-side marking in the <i>Ordering Information</i> table	4
CI	nanges from Revision * (August 2012) to Revision A (September 2012)	Page
•	Changed the device From: Product Preview To: Production	1



5 Pin Configuration and Functions




Figure 5-1. YVA Package 48-Pin DSBGA Top View

Table 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION		
GND	A1	G	Ground		
GND	A2	G	Ground		
OE/ RESET	А3	I/O	Output Enable/ RESET (Open-Drain I/O). When Low, this input holds the address counter reset and the DATA and CLKOUT outputs are placed in a high-impedance state. This is a bidirectional open-drain pin that is held Low while the PROM completes the internal power-on reset sequence. Polarity is not programmable. Pin must be pulled High using an external 4.7-kΩ pull-up to V _{CCO} .		
DNC	A4	_	Do Not Connect. Leave unconnected.		
D6	A5	_	o Not Connect. Leave unconnected.		
D7	A6	_	o Not Connect. Leave unconnected.		
VCCINT1	B1	Р	ositive 1.8-V supply voltage for internal logic.		
VCCO1	B2	Р	ositive supply voltage connected to the output voltage drivers and internal buffers.		
CLK	В3	I	Do Not Connect. Leave unconnected.		
CE	B4	I	Chip Enable Input. When $\overline{\text{CE}}$ is High, the device is put into low-power standby mode, the address counter is reset, and the DATA and CLKOUT outputs are placed in a high impedance state. Pin must be pulled High using an external 4.7-k Ω pull-up to V _{CCO} .		
D5	B5	_	Do Not Connect. Leave unconnected.		
GND	B6	G	Ground		
BUSY	C1	_	Do Not Connect. Leave unconnected.		
CLKOUT	C2	_	Configuration clock output. Each rising edge on the CLK input increments the internal address counter. Pin must be pulled High and Low using an external 100- Ω pull-up to V_{CCO} and an external 100- Ω pull-down to Ground. Place resistors close to pin.		
DNC	C3	_	Do Not Connect. Leave unconnected.		
DNC	C4	_	Do Not Connect. Leave unconnected.		
D4	C5	_	Do Not Connect. Leave unconnected.		

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

Table 5-1. Pin Functions (continued)

P	PIN	TYPE ⁽¹⁾	DESCRIPTION	
NAME	NO.		DECORAL FIGH	
VCCO2	C6	Р	Positive supply voltage connected to the output voltage drivers and internal buffers.	
CF	D1	1	Configuration pin. The $\overline{\text{CF}}$ pin must be pulled High using an external 4.7-k Ω pull-up to V_{CCO} . Selects serial mode configuration.	
CEO	D2	_	Do Not Connect. Leave unconnected.	
DNC	D3	_	Do Not Connect. Leave unconnected.	
DNC	D4	_	Do Not Connect. Leave unconnected.	
D3	D5	_	Do Not Connect. Leave unconnected.	
VCCO4	D6	Р	Positive supply voltage connected to the output voltage drivers and internal buffers.	
VCCINT2	E1	Р	Positive 1.8-V supply voltage for internal logic.	
TMS	E2	1	JTAG Mode Select Input. TMS has an internal 50-kΩ resistive pull-up to V _{CCJ} .	
DNC	E3	_	Do Not Connect. Leave unconnected.	
DNC	E4	_	Do Not Connect. Leave unconnected.	
DNC	E5	_	Do Not Connect. Leave unconnected.	
TDO	E6	0	JTAG Serial Data Output. TDO has an internal 50-kΩ resistive pull-up to V _{CCJ} .	
GND	F1	G	Ground	
DNC	F2	T —	Do Not Connect. Leave unconnected.	
DNC	F3	_	Do Not Connect. Leave unconnected.	
DNC	F4	_	Oo Not Connect. Leave unconnected.	
GND	F5	G	Ground	
GND	F6	G	Ground	
TDI	G1	I	JTAG Serial Data Input. TDI has an internal 50k- Ω resistive pull-up to V _{CCJ} .	
DNC	G2	_	Do Not Connect. Leave unconnected.	
REV_SEL0	G3	- 1	Revision Select [1:0] Inputs. When the EN_EXT_SEL is Low, the Revision Select pins	
REV_SEL1	G4	ı	are used to select the design revision to be enabled. The Revision Select [1:0] inputs have an internal 50 -k Ω resistive pull-up to V_{CCO} . The REV_SEL0 pin must be pulled Low using an external 4.7-k Ω pull-down to Ground. The REV_SEL1 pin must be pulled Low using an external 4.7-k Ω pull-down to Ground.	
VCCO3	G5	Р	Positive supply voltage connected to the output voltage drivers and internal buffers.	
VCCINT3	G6	Р	Positive 1.8-V supply voltage for internal logic.	
GND	H1	G	Ground	
VCCJ	H2	Р	Positive 2.5-V JTAG I/O supply voltage connected to the TDO output voltage driver and TCK, TMS and TDI input buffers.	
тск	НЗ	I	JTAG Clock Input. This pin is the JTAG test clock. It sequences the TAP controller and all the JTAG test and programming electronics.	
EN_EXT_SEL	H4	I	External Selection Input. $\overline{\text{EN_EXT_SEL}}$ has an internal 50-k Ω resistive pull- up to V_{CCO} The $\overline{\text{EN_EXT_SEL}}$ pin must be connected to Ground.	
D1	H5	_	Do Not Connect. Leave unconnected.	
D0	H6	0	DATA output pin to provide data for configuring the DLPC410ZYR in serial mode.	

⁽¹⁾ P = Power, G = Ground, I = Input, O = Output



6 Specifications

For complete electrical and mechanical specifications of the DLPR410, see the XCF16P product specification listed in *Related Documentation*.

6.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) (see (1) (2))

			MIN	MAX	UNIT
V _{CCINT}	Internal supply voltage	Relative to ground	-0.5	2.7	V
V _{CCO}	I/O supply voltage	Relative to ground	-0.5	4.0	V
V _{CCJ}	JTAG I/O supply voltage	Relative to ground	-0.5	4.0	V
V	Input valtage with respect to ground	V _{CCO} < 2.5 V	-0.5	3.6	V
V _{IN}	Input voltage with respect to ground	V _{CCO} ≥ 2.5 V	-0.5	3.6	V
V	Valtage and last to be into income along a contract	V _{CCO} < 2.5 V	-0.5	3.6	V
V _{TS}	Voltage applied to high-impedance output	V _{CCO} ≥ 2.5 V	-0.5	3.6	V
TJ	Junction temperature			125	°C
T _{stg}	Storage temperature, ambient		-65	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Section 6.3* is not implied. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) (1)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (2)	2000	V

⁽¹⁾ Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{CCINT}	Internal voltage supply		1.65	1.8	2.0	V
V _{CCO}	Supply voltage for output drivers	2.5-V operation	2.3	2.5	2.7	V
V _{CCJ}	JTAG I/O Supply voltage	2.5-V operation	2.3	2.5	2.7	V
V _{IL}	Low-level input voltage	2.5-V operation	0		0.7	V
V _{IH}	High-level input voltage	2.5-V operation	1.7		3.6	V
Vo	Output voltage		0		V _{cco}	V
t _{IN}	Input signal transition time (measure	d between 10% V _{CCO} and 90% V _{CCO})			500	ns
T _A	Operating ambient temperature		-40		85	°C

6.4 Thermal Information

Refer to the XCF16P product specifications.

6.5 Electrical Characteristics

Refer to the XCF16P product specifications at www.xilinx.com.

⁽²⁾ Maximum DC undershoot below GND must be limited to either 0.5 V or 10 mA. During transitions, the device pins can undershoot to -2 V or overshoot to 7 V, provided this overshoot or undershoot lasts less than 10 ns and with the forcing current being limited to 200 mA

⁽²⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.6 Supply Voltage Requirements for Power-On Reset and Power-Down

(see (1))

		MIN	MAX	UNIT
t _{VCC}	V _{CCINT} rise time from 0 V to nominal voltage ⁽²⁾	0.2	50	ms
V _{CCPOR}	POR threshold for V _{CCINT} supply	0.5	_	V
t _{OER}	OE/ RESET release delay following POR (3)	0.5	30	ms
V _{CCPD}	Power-down threshold for V _{CCINT} supply		0.5	V
t _{RST}	Time required to trigger a device reset when the V_{CCINT} supply drops below the maximum V_{CCPD} threshold	10		ms

- (1) V_{CCINT}, V_{CCO}, and V_{CCJ} supplies can be applied in any order.
- (2) At power-up, the device requires the V_{CCINT} power supply to monotonically rise to the nominal operating voltage within the specified t_{VCC} rise time. If the power supply cannot meet this requirement, then the device might not perform power-on-reset properly. See Platform Flash PROM Power-Up Requirements, in the Xilinx XCF16P (v2.19) Product Specification for more information.
- (3) If the V_{CCINT} and V_{CCO} supplies do not reach their respective recommended operating conditions before the OE/ RESET pin is released, then the configuration data from the PROM is not available at the recommended threshold levels. The configuration sequence must be delayed until both V_{CCINT} and V_{CCO} have reached their recommended operating conditions.

6.7 Timing Requirements

Refer to the XCF16P product specifications at www.xilinx.com.



7 Detailed Description

7.1 Overview

The configuration bit stream stored in the DLPR410 device supports reliable operation of the DLPC410ZYR device with the DLP650LNIRFYL, DLP7000FLP, DLP7000UVFLP, DLP9500FLN and, DLP9500UVFLN DMDs. DMDs. The DLPC410ZYR digital controller loads this configuration bit stream from the DLPR410 device.

7.2 Functional Block Diagram




Figure 7-1. Functional Block Diagram

7.3 Feature Description

7.3.1 Data Interface

7.3.1.1 Data Outputs

The DLPR410 device is configured for serial mode operation, where D0 is the data output pin. D0 output pin provides a serial connection to the DLPC410ZYR controller, where the configuration is read out by the DLPC410ZYR controller.

7.3.1.2 Configuration Clock Input

The configuration CLK is connected to the DLPC410ZYR controller in Primary Serial mode, where the DLPC410ZYR controller provides the clock pulses to read the configuration from the DLPR410 device.

7.3.1.3 Output Enable and Reset

When the OE/ $\overline{\text{RESET}}$ input is held low, the address counter is reset and the Data (D0) and CLKOUT outputs are placed in high-impedance state. **OE/** $\overline{\text{RESET}}$ must be pulled High using an external 4.7-k Ω pull-up to V_{CCO} .

7.3.1.4 Chip Enable

The $\overline{\text{CE}}$ input is asserted by the DLPC410ZYR controller to enable the Data (D0) and CLKOUT outputs. When $\overline{\text{CE}}$ is held high, the DLPR410 device address counter is reset, and the Data and CLKOUT outputs are placed in high-impedance states.



7.3.1.5 Configuration Pulse

The DLPR410 device is configured in serial mode when it holds configuration pulse pin, \overline{CF} , high and it enables the \overline{CE} and OE pins. New data is available a short time after each rising clock edge.

7.3.1.6 Revision Selection

The device uses the REV_SEL0, REV_SEL1, and EN_EXT_SEL signals to select a revision to act as the default. Setting all three signals to GND defaults to revision 0 for simple DLPR410 device setup.

7.4 Device Functional Modes

To successfully program the DLPC410ZYR controller upon power-up, the DLPR410 device must be configured and connected to the DLPC410ZYR controller as shown in Figure 7-2.






Figure 7-2. DLPC410ZYR and DLPR410 Connection Schematic



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The DLPR410 device configuration PROM ships pre-programmed with configuration code for the DLPC410ZYR controller. Upon power-up, the DLPC410ZYR controller and the DLPR410 device connect to enable configuration information to be sent from the DLPR410 device to the DLPC410ZYR controller, such that the DLPC410ZYR controller can configure itself for proper operation within the application. Without the DLPC410ZYR controller does not boot and the system remains inoperable.

8.2 Typical Application

A typical embedded system application using the DLPR410 device to program the DLPC410 controller (to drive one of 5 different DMDs) is shown in Figure 8-1. For complete details of this typical application refer to the DLPC410 controller data sheet listed in *Table 11-2*.




Figure 8-1. DLPR410 and DLPC410ZYR with DMD Example Block Diagram

8.2.1 Design Requirements

The DLPR410 is part of a multi-chipset solution, and it is required to be coupled with the DLPC410ZYR controller for reliable operation of the DLP650LNIRFYL, DLP7000FLP, DLP7000UVFLP, DLP9500FLN and, DLP9500UVFLN DMDs. DMDs. For more information, refer to the DLPC410ZYR datasheet listed in *Section* 11.2.1.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback




8.2.2 Detailed Design Procedure

The DMDs are designed to be operated by the DLPC410ZYR Digital Controller:

- The DLP7000FLP and DLP9500FLN DMDs are well suited for visible light applications requiring fast, spatially programmable light patterns using the micromirror array.
- The DLP7000UVFLP and DLP9500UVFLN DMDs are well suited for direct imaging lithography, 3D printing applications, and other applications requiring ultraviolet light (UVA).
- The DLP650LNIRFYL DMD enables high-power NIR laser illumination for dynamic digital printing, sintering and marking solutions.

Connections between the DLPC410ZYR Digital Controller, the DLPR410 Configuration PROM, and the DLPA200 DMD micromirror driver(s) must follow the layout guidelines for reliability.

8.2.3 Application Curves





9 Power Supply Recommendations

The DLPR410 uses two power supply rails as shown in Table 9-1.

Table 9-1. DLPR410 Power Supply Rails

SUPPLY	POWER PINS	COMMENTS			
1.8 V	V_{CCINT1} , V_{CCINT2} , and V_{CCINT3}	All V_{CCINT} pins must be connected with a 0.1- μF and a 0.047- μF decoupling capacitor to GND.			
2.5 V		All V_{CCO} and V_{CCJ} pins must be connected with a 0.1- μF and a 0.047- μF decoupling capacitor to GND.			

10 Layout

10.1 Layout Guidelines

The DLPR410 is part of a multi-chipset solution. It is required to be used with the DLPC410ZYR Controller to provide reliable control of any attached DMDs. These guidelines are targeted at designing a PCB board with the DLPR410.

10.1.1 Component Placement

The DLPR410 must be placed adjacent to the DLPC410ZYR Controller with a maximum electrical distance of 4 inches (10 cm).

10.1.2 Impedance Requirements

Signals between the DLPR410 and the DLPC410ZYR Controller must be routed to have a matched impedance of $50 \Omega \pm 10\%$.

10.1.3 PCB Signal Routing

When designing a PCB board which includes the DLPR410 and the DLPC410ZYR Controller, the following are recommended:

Signal trace corners must be no sharper than 45°. Adjacent signal layers must have the predominate traces routed orthogonal to each other.

TI does not recommend signal routing on power or ground planes.

TI does not recommend ground plane slots.

High speed signal traces must not cross over slots in adjacent power and/or ground planes.

10.1.4 Fiducials

Fiducials for automatic component insertion must be 0.05-inch copper with a 0.1-inch cutout (antipad). Fiducials for optical auto insertion are placed on three corners of both sides of the PCB.

10.1.5 PCB Decoupling Guidelines

Decoupling capacitors must be utilized to provide instantaneous current sources to components and to help mitigate ground bounce.

10.1.5.1 Bulk Decoupling

Bulk decoupling capacitors for the board must be distributed around the PCB and be sized to handle the current demands for the board.

10.1.5.1.1 DLPR410 Decoupling Capacitors

Decoupling capacitors (0.1 μ F recommended) are placed to minimize the distance from the decoupling capacitor to the supply and ground pins of the component. It is recommended that the placement of and routing for the decoupling capacitors meet the following guidelines:

• The supply voltage pin of the capacitor must be located close to the device supply voltage pin(s). The decoupling capacitor must have vias to ground and voltage planes. The device can be connected directly to



the decoupling capacitor (no via) if the trace length is less than 0.1 inch. Otherwise, the component must be tied to the voltage or ground plane through separate vias.

- The trace lengths of the voltage and ground connections for decoupling capacitors and components must be less than 0.1 inch to minimize inductance.
- The trace width of the power and ground connection to decoupling capacitors and components must be as wide as possible to minimize inductance.
- Connecting decoupling capacitors to ground and power planes through multiple vias can reduce inductance and improve noise performance. Via sharing between components (discreet or integrated) is discouraged.
- Decoupling performance can be improved by utilizing low ESR and low ESL capacitors.

10.1.6 Layout Example

Please refer to the DLPLCRC410EVM Design files for an example of how to layout the DLPR410 Configuration PROM.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Compatibility

TI PART NUMBER	DDC_Version(2:0) ⁽²⁾	Compatible DMDs (1)
DLPR410YVA	5	DLP7000FLP, DLP7000UVFLP, DLP9500FLN and, DLP9500UVFLN DMDs.
DLPR410AYVA	7	DLP650LNIRFYL, DLP7000FLP, DLP7000UVFLP, DLP9500FLN and, DLP9500UVFLN DMDs.
DLPR410BYVA	0	DLP650LNIRFYL, DLP7000FLP, DLP7000UVFLP, DLP9500FLN and, DLP9500UVFLN DMDs.

- (1) Refer to each individual DMD datasheet under Device and Documentation Support for more DMD information.
- 2) Refers to the DDC_Version(2:0) output pins of the DLPC410 Controller once configured by this Configuration PROM. See the DLPC410 datasheet (DLPS024) for more information.

11.1.2 Device Nomenclature

The device nomenclature is as shown in Figure 11-1. The part number description for previously and currently available part numbers is shown in Table 11-1.




Figure 11-1. Device Nomenclature

Table 11-1. Part Number Description

TI PART NUMBER	DESCRIPTION	REFERENCE NUMBER
DLPR410YVA	DLPR410 Configuration PROM	2510442-0005
DLPR410AYVA	DLPR410A Configuration PROM (Added compatibility with DLP650LNIR)	DLPR410AYVA
DLPR410BYVA	DLPR410B Configuration PROM (Compatibile with DLP650LNIR)	DLPR410BYVA

11.1.3 Device Markings

Figure 11-2 shows the previous device marking for the DLPR410 device. For the DLPR410A and DLPR410B, this device marking nomenclature has been updated to use the DLPR410A and DLPR410B device part numbers instead of the previous 2510442 marking, as shown in Figure 11-3 and Figure 11-4.




Figure 11-2. DLPR410 Device Markings






Figure 11-3. DLPR410A Device Markings



Figure 11-4. DLPR410B Device Markings

Where YY/WW is the year/week the part was programmed.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation, see the following:

Table 11-2. Related Documentation

DOCUMENT	TI LITERATURE NUMBER
DLP650LNIR 0.65 NIR WXGA S450 DMD data sheet	DLPS136
DLP7000 DLP 0.7 XGA 2xLVDS Type A DMD data sheet	DLPS026
DLP7000UV DLP 0.7 UV XGA 2xLVDS Type-A DMD data sheet	DLPS061
DLP9500 DLP 0.95 1080p 2xLVDS Type-A DMD data sheet	DLPS025
DLP9500UV DLP 0.95 UV 1080p 2xLVDS Type-A DMD data sheet	DLPS033
DLPA200 DMD Micromirror Driver data sheet	DLPS015
DLPC410 DMD Digital Controller data sheet	DLPS024
XCF16P data sheet	available at www.xilinx.com

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

Xilinx® is a registered trademark of Xilinx, Inc.

All trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this datasheet, refer to the left-hand navigation.

www.ti.com 15-Aug-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DLPR410AYVA	ACTIVE	DSBGA	YVA	48	3	TBD	Call TI	Call TI	-40 to 85		Samples
DLPR410BYVA	ACTIVE	DSBGA	YVA	48	3	TBD	Call TI	Call TI	-40 to 85		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




PACKAGE OPTION ADDENDUM

www.ti.com 15-Aug-2021

YVA (R-XBGA-N48)

DIE-SIZE BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. NanoFree™ package configuration.
 - The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.
 - E. Reference Product Data Sheet for array population. 6 x 8 matrix pattern is shown for illustration only.
 - F. This package contains Pb—free balls.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated