

How to Design a Boost Converter Using LM5157x, LM5158x



Yinsong Cai

Boost Converter and Controller Solutions

ABSTRACT

The LM5157x/LM5158x device is a wide input range, non-synchronous converter with an integrated power switch. The common configurations include Boost, Flyback and SEPIC topologies. This report leads the reader through the configuration and design of a boost converter using LM5157x/LM5158x. The design example is used to create the LM5157EVM-BST evaluation module and the results are presented in [LM5157EVM-BST User's Guide](#). This report only focuses on the design steps and considerations of implementing LM5157x/LM5158x as a boost converter. The basic concept and operation of a boost converter can be found in [Understanding Boost Power Stages in Switchmode Power Supplies](#).

Table of Contents

1 LM5157 Boost Design Example	2
2 Calculations and Component Selection	2
2.1 Switching Frequency.....	2
2.2 Inductor Calculation.....	2
2.3 Slope Compensation Check.....	3
2.4 Inductor Selection.....	4
2.5 Diode Selection.....	4
2.6 Output Capacitor Selection.....	4
2.7 Input Capacitor Selection.....	5
2.8 UVLO Resistor Selection.....	5
2.9 Soft-Start Capacitor Selection.....	5
2.10 Feedback Resistor Selection.....	5
2.11 Control Loop Compensation.....	5
2.12 Power Loss and Efficiency Estimation.....	7
3 Implementation Results	9
4 Small Signal Frequency Analysis	12
4.1 Boost Regulator Modulator Modeling.....	12
4.2 Compensation Modeling.....	13
4.3 Open Loop Modeling.....	13

List of Figures

Figure 2-1. Type II Compensation Network.....	6
Figure 3-1. Application Circuit.....	9
Figure 3-2. Efficiency vs. I_{OUT}	9
Figure 3-3. Control Loop Response $V_{SUPPLY} = 6V$ $I_{LOAD} = 1.6A$	9
Figure 3-4. Load Step: I_{LOAD} 0.8A to 1.6A, $V_{SUPPLY} = 6V$	10
Figure 3-5. Thermal Image: $V_{SUPPLY} = 6V$, $I_{LOAD} = 1.6A$	10
Figure 3-6. LM5157EVM-BST Schematic.....	10

List of Tables

Table 1-1. Design Parameters.....	2
Table 3-1. List of Materials.....	11
Table 4-1. Power Plant Equations.....	12
Table 4-2. Compensation Modeling Equations.....	13
Table 4-3. Open Loop Modeling Equations.....	13

Trademarks

All trademarks are the property of their respective owners.

1 LM5157 Boost Design Example

This design example walks through the typical design procedures and calculations to implement a non-synchronous Boost converter with LM5157. The design with LM51571, LM5158, and LM51581 is very similar. The configuration is designed to provide a regulated 12 V of up to 1.6 A load current from an unregulated 6 V rail (3 V-9 V) (load derated by half at input below 6 V). A switching frequency of 2.1MHz is selected to avoid interference in the AM band (530kHz to 1.8MHz). The parameters are presented in [Table 1-1](#) and the component selection is discussed in [Section 2](#).

Table 1-1. Design Parameters

PARAMETER	SPECIFICATIONS
V _{SUPPLY}	3 V to 9 V
V _{LOAD}	12 V
I _{LOAD}	1.6 A (V _{SUPPLY} = 6 V to 9 V)
	0.8 A (V _{SUPPLY} = 3 V to 6 V)
f _{SW}	2.1MHz
η (estimated efficiency)	90%

2 Calculations and Component Selection

The calculation specific to the LM5157x and LM5158x is given to implement a boost converter that operates in the continuous conduction mode based on the design parameters in [Table 1-1](#).

2.1 Switching Frequency

With the given design parameters, selecting the proper switching frequency is the first step in the design process. In general, a higher switching frequency yields a smaller solution size at the cost of a higher switching loss and lower efficiency. Therefore, the final selection of the switching frequency is a trade-off between the power density and efficiency based on the specific requirement of the application. Harmonics of the switching frequency should be considered in designs that have strict EMC requirements. [Equation 1](#) is used to set the frequency of the oscillator in the LM5157x and LM5158x. The example application is selected to have a switching frequency of 2.1MHz.

$$R_T = \frac{2.21 \times 10^{10}}{f_{sw}} - 955 = \frac{2.21 \times 10^{10}}{2.1\text{MHz}} - 955 = 9.57\text{k}\Omega \quad (1)$$

A standard value of 9.53kΩ with 1% tolerance is chosen for R_T.

The internal oscillator of the LM5157x and LM5158x can be synchronized to an external clock as described in the data sheet. The LM5157x and LM5158x has a maximum duty cycle limit that is frequency dependent, which is also characterized in the data sheet.

2.2 Inductor Calculation

The inductance value of the boost converter can be calculated with the inductor current ripple ratio (RR, defined as the peak to peak ripple current over the average inductor current). There are three main considerations dominating the selection of the inductance value: the power loss, the falling slope of the inductor current and the right-half plane (RHP) zero frequency (ω_{Z_RHP}) of the control loop.

- As the inductance value increases, the inductor core loss and the RMS current becomes smaller but also note that the DCR of the inductor could be higher.
- The inductance value should be large enough so that the falling slope of the inductor current is small enough to prevent the sub-harmonic oscillation in the peak current mode control of the LM5157x/LM5158x.
- In a boost converter, the RHP zero usually sets the bandwidth limit of the design. Therefore, the RHP zero frequency should be high enough to allow a higher crossover frequency of the control loop. As the relative inductance value decreases the RHP zero frequency increases.

A maximum ripple ratio between 30% and 70% results in a good balance between the considerations above. In this example, the maximum ripple ratio of the inductor current is set to 60%. In the continuous conduction mode (CCM) operation, the maximum ripple ratio occurs at a duty cycle of 33% ($D_{\max\Delta IL}=0.33$) and Equation 2 is used to calculate the supply voltage at 33% duty cycle.

$$V_{\text{SUPPLY_max}\Delta IL} = V_{\text{LOAD}} \cdot (1 - D_{\max\Delta IL}) = 12 \cdot (1 - 0.33) = 8V \quad (2)$$

where

- $D_{\max\Delta IL}$ is the duty cycle where the maximum inductor ripple current occurs

Knowing $V_{\text{SUPPLY_max}\Delta IL}$, the desired ripple ratio, and the switching frequency, Equation 3 is used to calculate the inductance value at 1.6A load ($V_{\text{SUPPLY}} = 6V$ to $9V$).

$$L_{M_calc_1} = \frac{V_{\text{SUPPLY}}}{I_{\text{SUPPLY}} \cdot \text{RR} \cdot f_{\text{sw}}} \cdot D = \frac{8V}{2.4A \cdot 0.6 \cdot 2.1\text{MHz}} \cdot 0.33 = 0.88\mu\text{H} \quad (3)$$

where

- D is the duty cycle where the maximum inductor ripple current occurs
- RR is the inductor current ripple ratio

In the 0.8A load case ($V_{\text{SUPPLY}} = 3V$ to $6V$) where it does not result in a duty cycle of 33% the maximum supply voltage (6V, duty cycle = 0.5) is used to calculate the maximum ripple ratio. Equation 4 is used to calculate the inductor value.

$$L_{M_calc_2} = \frac{6V}{1.6A \cdot 0.6 \cdot 2.1\text{MHz}} \cdot 0.5 = 1.49\mu\text{H} \quad (4)$$

A standard inductance of $1.5\mu\text{H}$ is selected for the value of L_M to cover the requirement of both regions. The maximum peak inductor current occurs when the supply voltage is at the minimum value, $V_{\text{SUPPLY_min}}$, and the maximum load current $I_{\text{LOAD_max}}$. The peak inductor current is calculated using Equation 5 and Equation 6. Again, two regions are calculated separately and the maximum is the larger one.

$$I_{L_{\text{peak_MAX_1}}} = \frac{V_{\text{LOAD}} \cdot I_{\text{OUT}}}{V_{\text{SUPPLY}} \cdot \eta} + \frac{1}{2} \cdot \frac{V_{\text{SUPPLY}} \cdot D}{L_M \cdot f_{\text{sw}}} = \frac{12V \cdot 1.6A}{6V \cdot 0.9} + \frac{1}{2} \cdot \frac{6V \cdot 0.5}{1.5\mu\text{H} \cdot 2.1\text{MHz}} = 4.03A \quad (5)$$

$$I_{L_{\text{peak_MAX_2}}} = \frac{12V \cdot 0.8A}{3V \cdot 0.9} + \frac{1}{2} \cdot \frac{3V \cdot 0.75}{1.5\mu\text{H} \cdot 2.1\text{MHz}} = 3.91A \quad (6)$$

where

- η is the estimated efficiency

The peak inductor current is used to properly select the device among LM5158, LM51581, LM5157, and LM51571. Please refer to the data sheets for their current limits. Due to component tolerances and power loss of the regulator, the peak current limit should be selected with some margin above the calculated peak inductor current. In this example, a margin of 15% is used and the LM5157 device is selected.

2.3 Slope Compensation Check

According to the theory of the peak current mode control, the slope of the compensation ramp must be greater than half of the sensed inductor current falling slope to prevent subharmonic oscillation at high duty cycle. Therefore, the following inequality in Equation 7 will be satisfied.

$$0.5 \times \frac{(V_{\text{LOAD}} + V_F) - V_{\text{SUPPLY}}}{L_M} \times A_{\text{CS}} \times \text{Margin} < 500\text{mV} \times f_{\text{sw}} \quad (7)$$

where

- A_{CS} is the equivalent current sensing gain.
- 500mV is the slope compensation peak voltage.
- V_F is the forward voltage of the diode.

Typically 82% of the sensed inductor current falling slope is an optimal value of the slope compensation, which reflects to a margin of 1.6. If the inequality is failed, the inductance value of L_M must be increased so that the falling slope can be smaller. If the L_M inductance value is changed the peak current must be re-calculated and the device selection must be re-examined. In this example, the inequality is verified in [Equation 8](#), [Equation 9](#), and [Equation 10](#).

$$0.5 \times \frac{(V_{LOAD} + V_F) - V_{SUPPLY}}{L_M} \times A_{CS} \times \text{Margin} = 0.5 \times \frac{(12V + 0.5V) - 3V}{1.5\mu H} \times 0.095 \times 1.6 = 0.481 \times 10^6 \quad (8)$$

$$500\text{mV} \times f_{sw} = 500\text{mV} \times 2.1\text{MHz} = 1.05 \times 10^6 \quad (9)$$

$$0.481 \times 10^6 < 1.05 \times 10^6 \quad (10)$$

2.4 Inductor Selection

The inductor are selected according to three parameters: calculated inductance value (L_M), RMS inductor current and the maximum peak inductor current.

- The inductance is selected to be the standard 1.5 μ H, which is a common value that is commercially available.
- The saturation current of the inductor should be larger than the maximum current limit of the converter device selected. If the inductor becomes saturated, the components can be damaged and the converter cannot operate correctly .
- With the ripple ignored, the inductor RMS current can be approximated by the average inductor current, which is estimated to be 3.6 A. The inductor RMS current rating should be higher than the estimated RMS current and keep the inductor temperature within a reasonable level based on the application.

For this design example, the inductor is selected to have an inductance value of 1.5 μ H, a saturation current limit of 15 A, and a 20°C temperature rise at 10A RMS.

2.5 Diode Selection

The power diode must be rated for the average load current and the output voltage with some margin. It should also be able to handle the loss dissipation under the full load. The schottky diode is recommended due to the small reverse recovery time and charge. For this design a 45 V reverse voltage, 10 A average forward current schottky diode is selected. The conduction loss is calculated in [Equation 11](#).

$$P_{D_con} = V_F \cdot (1 - D) \cdot I_{SUPPLY} = 490\text{mV} \cdot (1 - 0.5) \cdot \frac{12V \cdot 1.6A}{6V} = 0.78W \quad (11)$$

where

- V_F is the forward voltage drop of the diode

2.6 Output Capacitor Selection

The output capacitor determines the output voltage ripple and load transient performance. In this example, the output capacitor is appropriately sized based on the required output voltage ripple. With the required V_{LOAD} ripple of 100mV, [Equation 12](#) is used to calculate the minimum output capacitance.

$$C_{OUT_min} = \frac{I_{LOAD} \cdot D}{f_{sw} \cdot \Delta V_{LOAD}} = \frac{1.6A \cdot 0.5}{2.1\text{MHz} \cdot 100\text{mV}} = 3.8\mu F \quad (12)$$

The output capacitor must be rated to handle the AC current. The maximum output ripple current is estimated using [Equation 13](#).

$$I_{RMS_COUT} = \sqrt{(1 - D) \cdot \left[I_{LOAD}^2 \cdot \frac{D}{(1 - D)^2} + \frac{\Delta i_L^2}{3} \right]} = \sqrt{(1 - 0.5) \cdot \left[1.6A^2 \cdot \frac{0.5}{(1 - 0.5)^2} + \frac{0.48A^2}{3} \right]} = 1.6A \quad (13)$$

Note that similar as in the inductor calculation, the above condition is selected to be the *worst-case scenario* with the highest capacitance requirement and highest RMS current between the full load case and the derated half load case. For this design, a total output capacitance of 28 μ F is selected, which becomes around 22 μ F

considering the capacitance drop under 12 V DC bias. The capacitor bank ESR (R_{ESR}) is estimated to be around 0.22m Ω .

2.7 Input Capacitor Selection

The input capacitor determines the supply ripple voltage. For this design an input capacitance of 60 μ F is selected using low ESR ceramic capacitors. Equation 14 is used to calculate the maximum supply voltage ripple.

$$\Delta V_{SUPPLY} = \frac{V_{LOAD}}{32 \cdot L_M \cdot C_{IN} \cdot f_{SW}^2} = \frac{12V}{32 \cdot 1.5\mu H \cdot 60\mu F \cdot 2.1MHz^2} = 1mV \quad (14)$$

2.8 UVLO Resistor Selection

The external under voltage lockout (UVLO) resistors set the minimum operating voltage of the regulator. Two levels must be specified: the desired start-up voltage of the converter ($V_{SUPPLY(ON)}$) and the desired turn-off voltage of the converter ($V_{SUPPLY(OFF)}$). In this example, $V_{SUPPLY(ON)}$ voltage is 2.8 V and the $V_{SUPPLY(OFF)}$ is 2.4 V. Using Equation 15, the top UVLO resistor (R_{UVLOT}) is calculated.

$$R_{UVLOT} = \frac{0.967 \cdot V_{SUPPLY(ON)} - V_{SUPPLY(OFF)}}{5\mu A} = \frac{0.967 \cdot 2.8V - 2.4V}{5\mu A} = 61.5k\Omega \quad (15)$$

A standard value of 61.9k Ω is selected for R_{UVLOT} . Using Equation 16, the bottom UVLO resistor (R_{UVLOB}) is calculated.

$$R_{UVLOB} = \frac{1.5V \cdot R_{UVLOT}}{V_{SUPPLY(ON)} - 1.5V} = \frac{1.5V \cdot 61.9k\Omega}{2.8V - 1.5V} = 71.4k\Omega \quad (16)$$

A standard value of 71.5k Ω is selected for R_{UVLOB}

2.9 Soft-Start Capacitor Selection

The soft-start capacitor is used to control the overshoot of the load voltage and inrush current during the start-up of the regulator. Equation 17 is used to calculate the minimum recommended soft-start capacitor value.

$$C_{SS} > \frac{10\mu A \cdot V_{LOAD} \cdot C_{OUT}}{I_{LOAD}} = \frac{10\mu A \cdot 12V \cdot 22\mu F}{0.8A} = 3.3nF \quad (17)$$

For this design a C_{SS} value of 22nF is selected to minimize any overshoot on the load voltage during the start-up.

2.10 Feedback Resistor Selection


The feedback resistors (R_{FBT} , R_{FBB}) determines the regulated output voltage. To help limit the bias current of the feedback resistor divider, R_{FBT} is selected to be 49.9k Ω . Equation 18 is used to calculate the value of R_{FBB} .

$$R_{FBB} = \frac{R_{FBT}}{\frac{V_{LOAD}}{V_{REF}} - 1} = \frac{49.9k\Omega}{\frac{12V}{1V} - 1} = 4.54k\Omega \quad (18)$$

R_{FBB} is selected to be 4.53k Ω

2.11 Control Loop Compensation

One benefit of the peak current mode control is the easier compensation design compared with that of the voltage mode control. A simple two-pole (one at origin), single zero network is adequate. A type II compensation network is implemented as shown in Figure 2-1, which provides a programmable zero and a pole. The following section introduces a general technique to set the crossover frequency and place the pole and zero of the error amplifier to achieve a stable system in the CCM boost. The detailed models of the control loop are presented in Section 4.


Figure 2-1. Type II Compensation Network

2.11.1 Crossover Frequency (f_{cross}) Selection

The crossover frequency of the loop can be either selected to be 1/10 the switching frequency or 1/5 the right-half plane zero frequency, whichever is lower. Equation 19 shows the calculation for 1/10 the switching frequency. Equation 20 and Equation 21 show how to calculate the 1/5 the right half plane zero frequency at full load and half load conditions.

$$f_{\text{cross}} = \frac{f_{\text{sw}}}{10} = \frac{2.1\text{MHz}}{10} = 210\text{kHz} \quad (19)$$

$$f_{\text{CROSS}_1} = \frac{f_{Z_RHP}}{5} = \frac{R_{\text{LOAD}} \cdot D'^2}{5 \cdot 2 \cdot \pi \cdot L_M} = \frac{7.5\Omega \cdot 0.5^2}{5 \cdot 2 \cdot \pi \cdot 1.5\mu\text{H}} = 39.8\text{kHz} \quad (20)$$

$$f_{\text{CROSS}_2} = \frac{15\Omega \cdot 0.25^2}{5 \cdot 2 \cdot \pi \cdot 1.5\mu\text{H}} = 19.9\text{kHz} \quad (21)$$

where

- D' is $(1 - D)$ a the minimum supply voltage
- R_{LOAD} is the load resistance equal to $V_{\text{LOAD}} / I_{\text{LOAD}}$

To give some margin, the crossover frequency is selected to be 16.6kHz, a little less than 1/5 the right half plane zero frequency at half load condition. In this design example, the performance under the full load condition is more important and needs to be optimized. Therefore, the full load condition with the input voltage from 6 V to 9 V is used for the following calculations. After the design and selection of the compensation loop, the stability of the half load condition can be checked with the equations in Section 4.

2.11.2 R_{COMP} Selection

The R_{COMP} value directly affects the crossover frequency of the control loop. The higher the crossover frequency, the faster the control loop reacts to transient conditions. Knowing the desired loop crossover frequency, 16.6kHz, R_{COMP} is calculated using Equation 22.

$$R_{\text{COMP}} = \frac{2\pi \cdot C_{\text{OUT}} \cdot A_{\text{CS}} \cdot V_{\text{LOAD}}^2 \cdot f_{\text{CROSS}}}{g_m \cdot V_{\text{SUPPLY_min}}} = \frac{2\pi \cdot 22\mu\text{F} \cdot 0.095 \cdot 12\text{V}^2 \cdot 16.6\text{kHz}}{2\text{mA/V} \cdot 6\text{V}} = 2.62\text{k}\Omega \quad (22)$$

where

- g_m is the transconductance of the error amplifier, 2mA/V
- A_{CS} is the equivalent current sensing gain, 0.095

R_{COMP} is selected to be 2.63k Ω .

2.11.3 C_{COMP} Selection

The R_{COMP} resistor and C_{COMP} capacitor set the low frequency zero of the compensation network. For a desired settling time constant, the low frequency zero are placed as a phase boost. A good strategy used here is placing the zero directly at the geometric mean of the crossover frequency (f_{CROSS}) and the low frequency pole of the plant ($\omega_{\text{P_LF}}$). Equation 23 produces the value of C_{COMP} .

$$C_{COMP} = \sqrt{\frac{C_{OUT} \cdot R_{LOAD}}{4\pi \cdot R_{COMP}^2 \cdot f_{CROSS}}} = \sqrt{\frac{22\mu F \cdot 7.5\Omega}{4\pi \cdot 2.63k\Omega^2 \cdot 16.6kHz}} = 10.7nF \quad (23)$$

C_{COMP} is chosen to be 10nF.

2.11.4 C_{HF} Selection

The C_{HF} capacitor sets the high frequency pole of the compensation network. The high frequency pole aids in attenuating high frequency noise due to the switching frequency and assuring enough gain margin. It is recommended to set the pole frequency at the RHP zero (ω_{Z_RHP}), which is usually smaller than the ESR zero, or between the RHP zero and half the switching frequency. In this design example, the high frequency pole is placed at the RHP zero. Equation 24 is used to calculate the value of C_{HF} .

$$C_{HF} = \frac{C_{COMP} \cdot L_M}{C_{COMP} \cdot D'^2 \cdot R_{LOAD} \cdot R_{COMP} - L_M} = \frac{10nF \cdot 1.5\mu H}{10nF \cdot 0.75^2 \cdot 7.5\Omega \cdot 2.62k\Omega - 1.5\mu H} = 138pF \quad (24)$$

C_{HF} is chosen to be 100pF.

2.12 Power Loss and Efficiency Estimation

The total loss of the boost converter (P_{TOTAL}) can be expressed as the sum of the losses in the device (P_{IC} , excludes the power MOSFET loss), MOSFET power losses (P_Q), diode power losses (P_D), inductor power losses (P_L), and the loss in the sense resistor (P_{RS} , see explanation below). The sum of (P_{IC}) and (P_Q) is the power dissipation in the converter device and should be designed within the reasonable range to prevent excessive temperature rise of the IC.

$$P_{TOTAL} = P_{IC} + P_Q + P_D + P_L + P_{RS} [W] \quad (25)$$

P_{IC} can be separated into gate driving loss (P_G) and the losses caused by quiescent current (P_{IQ}).

$$P_{IC} = P_G + P_{IQ} [W] \quad (26)$$

Each power loss is approximately calculated as follows:

$$P_G = Q_{G(@VCC)} \times V_{BIAS} \times F_{SW} [W] \quad (27)$$

$$P_{IQ} = V_{BIAS} \times I_{BIAS} [W] \quad (28)$$

I_{BIAS} values in each mode can be found in the LM5157x and LM5158x data sheet.

P_Q can be separated into switching loss ($P_{Q(SW)}$) and conduction loss ($P_{Q(COND)}$).

$$P_Q = P_{Q(SW)} + P_{Q(COND)} [W] \quad (29)$$

Each power loss is approximately calculated as follows:

$$P_{Q(SW)} = 0.5 \times (V_{LOAD} + V_F) \times I_{SUPPLY} \times (t_R + t_F) \times F_{SW} \quad (30)$$

t_R and t_F are the rise and fall times of the integrated power MOSFET. I_{SUPPLY} is the input supply current of the boost converter.

$$P_{Q(COND)} = D \times I_{SUPPLY}^2 \times R_{DS(ON)} [W] \quad (31)$$

$R_{DS(ON)}$ is the on-resistance of the MOSFET given in the LM5157x and LM5158x data sheet. Consider the $R_{DS(ON)}$ increase due to self-heating.

P_D can be separated into diode conduction loss (P_{VF}) and reverse recovery loss (P_{RR}).

$$P_D = P_{VF} + P_{RR} [W] \quad (32)$$

Each power loss is approximately calculated as follows:

$$P_{VF} = (1-D) \times V_F \times I_{SUPPLY} [W] \quad (33)$$

$$P_{RR} = V_{LOAD} \times Q_{RR} \times F_{SW} [W] \quad (34)$$

Q_{RR} is the reverse recovery charge of the diode and is specified in the diode data sheet. Reverse recovery characteristics of the diode strongly affect efficiency, especially when the load voltage is high.

P_L is the sum of DCR loss (P_{DCR}) and AC core loss (P_{AC}). DCR is the DC resistance of inductor which is mentioned in the inductor data sheet.

$$P_L = P_{DCR} + P_{AC} [W] \quad (35)$$

Each power loss is approximately calculated as follows:

$$P_{DCR} = I_{SUPPLY}^2 \times R_{DCR} [W] \quad (36)$$

$$P_{AC} = K \times \Delta I^\beta F_{SW}^\alpha [W] \quad (37)$$

$$\Delta I = \frac{V_{SUPPLY} \times D \times \frac{1}{F_{SYNC}}}{L_M} \quad (38)$$

ΔI is the peak-to-peak inductor current ripple. K , α , and β are core dependent factors which can be provided by the inductor manufacturer.

Due to the current sensing technique implemented in LM5157x and LM5158x, the sensing resistance and the power loss P_{RS} is negligible.

Efficiency of the power converter can be estimated as follows:

$$\text{Efficiency} = \frac{V_{LOAD} \times I_{LOAD}}{P_{TOTAL} + V_{LOAD} \times I_{LOAD}} \times 100[\%] \quad (39)$$

3 Implementation Results

Please see the [LM5157EVM-BST User's Guide](#) for more testing results.




Figure 3-1. Application Circuit





Figure 3-2. Efficiency vs. I_{OUT}



**Figure 3-3. Control Loop Response V_{SUPPLY} = 6V
I_{LOAD} = 1.6A**




Figure 3-4. Load Step: I_{LOAD} 0.8A to 1.6A, V_{SUPPLY} = 6V




Figure 3-5. Thermal Image: V_{SUPPLY} = 6V, I_{LOAD} = 1.6A

LM5157EVM-BST
1.6A/0.8A




Figure 3-6. LM5157EVM-BST Schematic

Table 3-1. List of Materials

REFERENCE DESIGNATOR	QTY.	SPECIFICATION	MANUFACTURER	PART NUMBER
R _T	1	RES, 9.53 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	Vishay-Dale	CRCW06039K53FKEA
R _{FBT}	1	RES, 49.9 k, 1%, 0.1 W, 0603	Yageo America	RC0603FR-0749K9L
R _{FBB}	1	RES, 4.53 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	Vishay-Dale	CRCW06034K53FKEA
L _M	1	Inductor, Shielded, Composite, 1.5 μ H, 14 A, 0.01052 Ω , AEC-Q200 Grade 1, SMD	Coilcraft	XEL6030-152MEB
C _{OUT1}	6	CAP, CERM, 4.7 μ F, 50 V, \pm 10%, X7R, 1210	TDK	C3225X7R1H475K250AB
C _{OUT2 (Bulk)}	2	CAP, Aluminum Polymer, 100 μ F, 50 V, \pm 20%, 0.025 Ω , AEC-Q200 Grade 2, D10xL10mm SMD	Chemi-Con	HHXB500ARA101MJA0G
C _{IN1}	4	CAP, CERM, 10 μ F, 50 V, \pm 10%, X7R, 1210	MuRata	GRM32ER71H106KA12L
C _{IN2 (Bulk)}	1	CAP, AL, 22 μ F, 100 V, \pm 20%, 1.3 Ω , AEC-Q200 Grade 2, SMD	Panasonic	EEE-FK2A220P
D1	1	Diode, Schottky, 45 V, 10 A, AEC-Q101, CFP15	Nexperia	PMEG045V100EPDAZ
R _{COMP}	1	RES, 2.61 k, 1%, 0.1 W, 0603	Yageo America	RC0603FR-072K61L
C _{COMP}	1	CAP, CERM, 0.01 μ F, 50 V, \pm 10%, X7R, 0603	Kemet	C0603X103K5RACTU
C _{HF}	1	CAP, CERM, 100 pF, 50 V, \pm 5%, C0G/NP0, AEC-Q200 Grade 0, 0603	TDK	CGA3E2NP01H101J080AA
R _{UVLOT}	1	RES, 61.9 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	Vishay-Dale	CRCW060361K9FKEA
R _{UVLOB}	1	RES, 71.5 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	Vishay-Dale	CRCW060371K5FKEA
R _{UVLOS}	1	RES, 0, 5%, 0.1 W, 0603	Yageo America	RC0603JR-070RL
C _{SS}	1	CAP, CERM, 0.022 μ F, 50 V, \pm 10%, X7R, 0603	Kemet	C0603X223K5RACTU
R _{BIAS}	1	RES, 0, 5%, 0.1 W, 0603	Yageo America	RC0603JR-070RL
C _{BIAS}	1	CAP, CERM, 0.1 μ F, 100 V, \pm 10%, X7R, AEC-Q200 Grade 1, 0603	MuRata	GCJ188R72A104KA01D
C _{VCC}	1	CAP, CERM, 1 μ F, 16 V, \pm 10%, X7R, AEC-Q200 Grade 1, 0603	TDK	CGA3E1X7R1C105K080AC
R _{VCC}	1	RES, 5.1, 5%, 0.1 W, 0603	Yageo America	RC0603JR-075R1L
R _{PG}	1	RES, 100 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	Vishay-Dale	CRCW0603100KFKEA
R _{MODE}	1	RES, 0, 5%, 0.1 W, 0603	Yageo America	RC0603JR-070RL

4 Small Signal Frequency Analysis

This section provides all the equations for the control loop small signal model when the LM5157x/LM5158x is configured as a boost regulator in CCM operation. The simplified formulas allow for a quick evaluation of the control loop, but loose accuracy at high frequencies. The comprehensive formulas are more complex but provide better accuracy at high frequencies.

4.1 Boost Regulator Modulator Modeling

Table 4-1 includes equations model the plant (control-to-output) of a peak current mode boost regulator in continuous conduction mode.

Table 4-1. Power Plant Equations

	Simplified Formula	Comprehensive Formula
Modulator Equations		
Modulator Transfer Function	$\frac{\hat{V}_{LOAD}(s)}{\hat{V}_{COMP}(s)} = A_M \frac{\left(1 + \frac{s}{\omega_{Z_ESR}}\right) \left(1 - \frac{s}{\omega_{Z_RHP}}\right)}{\left(1 + \frac{s}{\omega_{P_LF}}\right)} \quad (40)$	$\frac{\hat{V}_{LOAD}(s)}{\hat{V}_{COMP}(s)} = A_M \frac{\left(1 + \frac{s}{\omega_{Z_ESR}}\right) \left(1 - \frac{s}{\omega_{Z_RHP}}\right)}{\left(1 + \frac{s}{\omega_{P_LF}}\right) \left(1 + \frac{s}{Q \cdot \omega_n} + \frac{s^2}{\omega_n^2}\right)} \quad (41)$
Modulator DC Gain	$A_M = \frac{R_{LOAD}}{A_{CS}} \times \frac{D'}{2} \quad (42)$	
RHP Zero	$\omega_{Z_RHP} = \frac{R_{LOAD} (D')^2}{L_M} \quad (43)$	
ESR Zero	$\omega_{Z_ESR} = \frac{1}{C_{OUT} \cdot R_{ESR}} \quad (44)$	
Low Frequency Pole	$\omega_{P_LF} = \frac{2}{C_{OUT} \cdot R_{LOAD}} \quad (45)$	
Sub-Harmonic Double Pole	Not Considered	$\omega_n = \pi \cdot f_{sw} \quad (46)$
Quality Factor	Not Considered	$Q = \frac{1}{\pi \left[D' \cdot \left(1 + \frac{s_e}{s_n}\right) - \frac{1}{2} \right]} \quad (47)$
Slope Compensation	Not Considered	$s_e = V_{SLOPE} \times f_{sw} \quad (48)$
Sensed Rising Inductor Slope	Not Considered	$s_n = \frac{V_{SUPPLY} \times A_{CS}}{L_M} \quad (49)$

4.2 Compensation Modeling

Table 4-2 includes equations model a type II compensation network implemented using a transconductance error amplifier.

Table 4-2. Compensation Modeling Equations

	Simplified Formula	Comprehensive Formula
Feedback Equations		
Feedback Transfer Function	$\frac{\hat{V}_{COMP}(s)}{\hat{V}_{LOAD}(s)} = -A_{FB} \frac{\left(1 + \frac{s}{\omega_{Z_EA}}\right)}{s \cdot \left(1 + \frac{s}{\omega_{P_EA}}\right)}$	(50)
Feedback DC Gain	$A_{FB} = \frac{R_{FBB} \cdot g_m}{(R_{FBB} + R_{FBT}) \cdot C_{COMP}}$	$A_{FB} = \frac{R_{FBB} \cdot g_m}{(R_{FBB} + R_{FBT}) \cdot (C_{COMP} + C_{HF})}$
Low Frequency Zero	$\omega_{Z_EA} = \frac{1}{R_{COMP} \cdot C_{COMP}}$	$\omega_{Z_EA} = \frac{1}{R_{COMP} \cdot C_{COMP}}$
High Frequency Pole	$\omega_{P_EA} = \frac{1}{R_{COMP} \cdot C_{HF}}$	$\omega_{P_EA} = \frac{C_{COMP} + C_{HF}}{R_{COMP} \cdot C_{COMP} \cdot C_{HF}}$
Mid-band Gain	$G_{MID} = \frac{R_{COMP} \cdot R_{RFBB} \cdot g_m}{(R_{FBB} + R_{FBT})}$	$G_{MID} = \frac{C_{COMP} \cdot R_{COMP} \cdot R_{RFBB} \cdot g_m}{(C_{HF} + C_{COMP}) \cdot (R_{FBB} + R_{FBT})}$

1. g_m is the transconductance of the error amplifier, 2mA/V

4.3 Open Loop Modeling

These equations model the open loop transfer function of the control loop.

Table 4-3. Open Loop Modeling Equations

	Simplified Formula	Comprehensive Formula
Open Loop Equations		
Open Loop Transfer Function	$T(s) = A_M \cdot A_{FB} \cdot \frac{\left(1 + \frac{s}{\omega_{Z_ESR}}\right) \left(1 - \frac{s}{\omega_{Z_RHP}}\right) \cdot \left(1 + \frac{s}{\omega_{Z_EA}}\right)}{\left(1 + \frac{s}{\omega_{P_LF}}\right) \cdot s \cdot \left(1 + \frac{s}{\omega_{P_EA}}\right)}$	$T(s) = A_M \cdot A_{FB} \cdot \frac{\left(1 + \frac{s}{\omega_{Z_ESR}}\right) \left(1 - \frac{s}{\omega_{Z_RHP}}\right) \cdot \left(1 + \frac{s}{\omega_{Z_EA}}\right)}{\left(1 + \frac{s}{\omega_{P_LF}}\right) \left(1 + \frac{s}{Q \cdot \omega_n} + \frac{s^2}{\omega_n^2}\right) \cdot s \cdot \left(1 + \frac{s}{\omega_{P_EA}}\right)}$
Crossover Frequency	$f_{cross} = \frac{g_m \times V_{SUPPLY} \times R_{COMP}}{2\pi \times C_{OUT} \times A_{CS} \times V_{LOAD}^2}$	Use Bode Plot

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated