

LMH6521 High Performance Dual DVGA

1 Features

- OIP3 of 48.5 dBm at 200 MHz
- Maximum Voltage Gain of 26 dB
- Gain Range: 31.5 dB with 0.5-dB Step Size
- Channel Gain Matching of ± 0.04 dB
- Noise Figure: 7.3 dB at Maximum Gain
- –3-dB Bandwidth of 1200 MHz
- Low Power Dissipation
- Independent Channel Power Down
- Three Gain Control Modes:
 - Parallel Interface
 - Serial Interface (SPI)
 - Pulse Mode Interface
- Temperature Range: -40°C to $+85^{\circ}\text{C}$
- Thermally-Enhanced, 32-Pin WQFN Package

2 Applications

- Cellular Base Stations
- Wideband and Narrowband IF Sampling Receivers
- Wideband Direct Conversion
- Digital Pre-Distortion
- ADC Drivers

3 Description

The LMH6521 contains two high performance, digitally controlled variable gain amplifiers (DVGA).

Both channels of the LMH6521 have an independent, digitally controlled attenuator followed by a high linearity, differential output amplifier. Each block has been optimized for low distortion and maximum system design flexibility. Each channel has a high speed power down mode.

The internal digitally controlled attenuator provides precise 0.5-dB gain steps over a 31.5-dB range. Serial and parallel programming options are provided. Serial mode programming uses the SPI interface. A pulse mode is also offered where simple up or down commands can change the gain one step at a time.


The output amplifier has a differential output allowing 10- V_{PPD} signal swings on a single 5-V supply. The low impedance output provides maximum flexibility when driving filters or analog to digital converters.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMH6521	WQFN (32)	5.00 mm x 5.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

LMH6521 Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Channel Matching Error (Ch A – Ch B)




Table of Contents

1 Features 1 2 Applications 1 3 Description 1 4 Revision History 2 5 Pin Configuration and Functions 3 6 Specifications 6 6.1 Absolute Maximum Ratings 6 6.2 ESD Ratings..... 6 6.3 Recommended Operating Conditions 6 6.4 Thermal Information 6 6.5 Electrical Characteristics..... 7 6.6 Timing Requirements 8 6.7 Typical Characteristics 9 7 Detailed Description 13 7.1 Overview 13 7.2 Functional Block Diagram 13 7.3 Feature Description 13 7.4 Device Functional Modes..... 15	7.5 Programming..... 16 8 Application and Implementation 25 8.1 Application Information..... 25 8.2 Typical Application 25 9 Power Supply Recommendations 28 10 Layout 28 10.1 Layout Guidelines 28 10.2 Layout Example 28 10.3 Thermal Considerations 29 11 Device and Documentation Support 30 11.1 Documentation Support 30 11.2 Receiving Notification of Documentation Updates 30 11.3 Community Resources..... 30 11.4 Trademarks 30 11.5 Electrostatic Discharge Caution..... 30 11.6 Glossary 30 12 Mechanical, Packaging, and Orderable Information 30
---	--


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (March 2013) to Revision E	Page
<ul style="list-style-type: none"> • Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i>, <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section 	1

Changes from Revision C (March 2013) to Revision D	Page
<ul style="list-style-type: none"> • Changed layout of National Semiconductor Data Sheet to TI format 	1

5 Pin Configuration and Functions



Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		
1	A3/SDI/DNA	I	A3: Attenuation bit three = 4-dB step. Digital inputs parallel mode (MOD1 = 1, MOD0 = 1). SDI: Serial data in. Digital inputs serial mode (MOD1 = 1, MOD0 = 0) SPI compatible. See Application Information for more details. DNA: Down pulse pin. A logic 0 pulse decreases gain one step. Digital inputs pulse mode (MOD1 = 0, MOD0 = 1). Pulsing this pin together with pin 2 resets the gain to maximum gain.
2	A4/CLK/UPA	I	A4: Attenuation bit four = 8-dB step. Digital inputs parallel mode (MOD1 = 1, MOD0 = 1). CLK: Serial clock. Digital inputs serial mode (MOD1 = 1, MOD0 = 0) SPI compatible. UPA: Up pulse pin. A logic 0 pulse increases gain one step. Digital inputs pulse mode (MOD1 = 0, MOD0 = 1). Pulsing this pin together with pin 1 resets the gain to maximum gain.
3	A5	I	Attenuation bit five = 16-dB step. Digital inputs parallel mode (MOD1 = 1, MOD0 = 1). Pins unused in serial mode, connect to DC ground. Pins unused in pulse mode, connect to DC ground.
4	MOD0	I	Digital mode control pins. These pins float to the logic hi state if left unconnected. Pins unused in serial mode, connect to DC ground. See Application Information for mode settings.
5	MOD1	I	Digital mode control pins. These pins float to the logic hi state if left unconnected. Pins unused in pulse mode, connect to DC ground. See Application Information for mode settings.
6	B5	I	Attenuation bit five = 16-dB step. Digital inputs parallel mode (MOD1 = 1, MOD0 = 1). Pins unused in serial mode, connect to DC ground. Pins unused in pulse mode, connect to DC ground.

(1) I = Input, O = Output, P = Power

Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		
7	B4/UPB	I	B4: Attenuation bit four = 8-dB step. Digital inputs parallel mode (MOD1 = 1, MOD0 = 1). UPB: Up pulse pin. A logic 0 pulse increases gain one step. Digital inputs pulse mode (MOD1 = 0, MOD0 = 1). Pulsing this pin together with pin 8 resets the gain to maximum gain. Pins unused in serial mode, connect to DC ground.
8	B3/DNB	I	B3: Attenuation bit three = 4-dB step. Digital inputs parallel mode (MOD1 = 1, MOD0 = 1). DNB: Down pulse pin. A logic 0 pulse decreases gain one step. Digital inputs pulse mode (MOD1 = 0, MOD0 = 1). Pulsing this pin together with pin 7 resets the gain to maximum gain. Pins unused in serial mode, connect to DC ground.
9	B2/S1B	I	B2: Attenuation bit two = 2-dB step. Digital inputs parallel mode (MOD1 = 1, MOD0 = 1). S1B: Step size zero and step size 1. (0,0) = 0.5 dB; (0, 1)= 1 dB; (1,0) = 2 dB, and (1, 1)= 6 dB. Digital inputs pulse mode (MOD1 = 0, MOD0 = 1). Pins unused in serial mode, connect to DC ground.
10	B1/S0B	I	B1: Attenuation bit one = 1-dB step. Digital inputs parallel mode (MOD1 = 1, MOD0 = 1). S0B: Step size zero and step size 1. (0,0) = 0.5 dB; (0, 1)= 1 dB; (1,0) = 2 dB, and (1, 1)= 6 dB. Digital inputs pulse mode (MOD1 = 0, MOD0 = 1). Pins unused in serial mode, connect to DC ground.
11	INB+	I	Amplifier noninverting input. Internally biased to mid supply. Input voltage must not exceed V+ or go below GND by more than 0.5 V.
12	INB-	I	Amplifier inverting input. Internally biased to mid supply. Input voltage must not exceed V+ or go below GND by more than 0.5 V.
13	GND	P	Ground pin. Connect to low impedance ground plane. All pin voltages are specified with respect to the voltage on these pins. The exposed thermal pad is internally bonded to the ground pins.
14	+5V	P	Power supply pins. Valid power supply range is 4.75 V to 5.25 V.
15	GND	P	Ground pin. Connect to low impedance ground plane. All pin voltages are specified with respect to the voltage on these pins. The exposed thermal pad is internally bonded to the ground pins.
16	B0	I	Attenuation bit zero = 0.5-dB step. Gain steps down from maximum gain (000000 = Maximum Gain). Digital inputs parallel mode (MOD1 = 1, MOD0 = 1). Pins unused in serial mode, connect to DC ground. Pins unused in pulse mode, connect to DC ground.
17	OUTB+	O	Amplifier noninverting output. Externally biased to 0 V.
18	OUTB-	O	Amplifier inverting output. Externally biased to 0 V.
19	ENB	I	Enable pins. Logic 1 = enabled state. See Application Information for operation in serial mode.
20	LATB	I	Latch pins. Logic zero = active, logic 1 = latched. Gain does not change once latch is high. Connect to ground if the latch function is not desired. Digital inputs parallel mode (MOD1 = 1, MOD0 = 1). Pins unused in serial mode, connect to DC ground.
21	LATA	I	Latch pins. Logic zero = active, logic 1 = latched. Gain does not change once latch is high. Connect to ground if the latch function is not desired. Digital inputs parallel mode (MOD1 = 1, MOD0 = 1). Pins unused in serial mode, connect to DC ground.
22	ENA	I	Enable pins. Logic 1 = enabled state. See Application Information for operation in serial mode.
23	OUTA-	O	Amplifier inverting output. Externally biased to 0 V.
24	OUTA+	O	Amplifier noninverting output. Externally biased to 0 V.
25	A0	I	Attenuation bit zero = 0.5-dB step. Gain steps down from maximum gain (000000 = Maximum Gain). Digital inputs parallel mode (MOD1 = 1, MOD0 = 1). Pins unused in serial mode, connect to DC ground. Pins unused in pulse mode, connect to DC ground.
26	GND	P	Ground pin. Connect to low impedance ground plane. All pin voltages are specified with respect to the voltage on these pins. The exposed thermal pad is internally bonded to the ground pins.
27	+5V	P	Power supply pins. Valid power supply range is 4.75 V to 5.25 V.
28	GND	P	Ground pin. Connect to low impedance ground plane. All pin voltages are specified with respect to the voltage on these pins. The exposed thermal pad is internally bonded to the ground pins.
29	INA-	I	Amplifier inverting input. Internally biased to mid supply. Input voltage must not exceed V+ or go below GND by more than 0.5 V.
30	INA+	I	Amplifier noninverting input. Internally biased to mid supply. Input voltage must not exceed V+ or go below GND by more than 0.5 V.

Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		
31	A1/SDO/S0A	I	A1: Attenuation bit one = 1-dB step. Digital inputs parallel mode (MOD1 = 1, MOD0 = 1). SDO: Serial data out. Digital inputs serial mode (MOD1 = 1, MOD0 = 0) SPI compatible. S0A: Step size zero and step size 1. (0,0) = 0.5 dB; (0, 1)= 1 dB; (1,0) = 2 dB, and (1, 1)= 6 dB. Digital inputs pulse mode (MOD1 = 0, MOD0 = 1).
32	A2/CS/S1A	I	A2: Attenuation bit two = 2-dB step. Digital inputs parallel mode (MOD1 = 1, MOD0 = 1). CS: Serial chip select (active low). Digital inputs serial mode (MOD1 = 1, MOD0 = 0) SPI compatible. S1A: Step size zero and step size 1. (0,0) = 0.5 dB; (0, 1)= 1 dB; (1,0) = 2 dB, and (1, 1)= 6 dB. Digital inputs pulse mode (MOD1 = 0, MOD0 = 1).
GND	GND	P	Ground plane. Connect to low impedance ground plane. All pin voltages are specified with respect to the voltage on these pins. The exposed thermal pad is internally bonded to the ground pins.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

	MIN	MAX	UNIT
Positive supply voltage (pin 14 and 27)	-0.6	5.5	V
Differential voltage between any two grounds		< 200	mV
Analog input voltage	-0.6	V+	V
Digital input voltage	-0.6	5.5	V
Soldering temperature, infrared or convection (30 s)		260	°C
Junction temperature, T _J		150	°C
Storage temperature, T _{stg}	-65	150	°C

- Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM) ⁽¹⁾⁽²⁾	±2000	V
	Charged-device model (CDM) ⁽³⁾	±750	
	Machine model (MM)	±200	

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- Human-body model, applicable std. MIL-STD-883, Method 3015.7. Field-induced Charge-device model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC). Machine model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC).
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
Supply voltage (pin 14 and 27)	4.75	5.25	V
Differential voltage between any two grounds		<10	mV
Analog input voltage, AC coupled	0	V+	V
T _A Ambient temperature ⁽²⁾	-40	85	°C

- Absolute Maximum Ratings* indicate limits beyond which damage to the device may occur. *Recommended Operating Ratings* indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see *Electrical Characteristics*.
- The maximum power dissipation is a function of T_{J(MAX)}, R_{θJA}. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A) / R_{θJA}. All numbers apply for packages soldered directly onto a PCB.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LMH6521	UNIT
		RTV (WQFN)	
		32 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	45	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	23.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	9.1	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	9.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	3.6	°C/W

- For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

6.5 Electrical Characteristics

The following specifications apply for single supply with $V_+ = 5\text{ V}$, differential $V_{OUT} = 4\text{ V}_{PP}$, $R_L = 200\ \Omega$, $T_A = 25^\circ\text{C}$, $f_{in} = 200\text{ MHz}$, and maximum gain (0 attenuation)⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
DYNAMIC PERFORMANCE						
SSBW	3-dB small signal bandwidth			1200		MHz
	Output noise voltage	Amplifier output with $R_{SOURCE} = 200\ \Omega$		33		nV/ $\sqrt{\text{Hz}}$
	Noise figure	Source = $200\ \Omega$		7.3		dB
OIP3	Output 3rd-order intercept point	$f = 100\text{ MHz}$, $P_O = 4\text{ dBm}$ per tone		56		dBm
		$f = 200\text{ MHz}$, $P_O = 4\text{ dBm}$ per tone		48.5		
		$f = 250\text{ MHz}$, $P_O = 4\text{ dBm}$ per tone		46.5		
OIP2	Output 2nd-order intercept point	$f = 100\text{ MHz}$, $P_O = 4\text{ dBm}$ per tone		92		dBm
		$f = 200\text{ MHz}$, $P_O = 4\text{ dBm}$ per tone		80		
		$f = 250\text{ MHz}$, $P_O = 4\text{ dBm}$ per tone		73		
HD2	2nd harmonic distortion	$f = 200\text{ MHz}$, $P_O = 6\text{ dBm}$		-84		dBc
HD3	3rd harmonic distortion	$f = 200\text{ MHz}$, $P_O = 6\text{ dBm}$		-83		dBc
P1dB	1-dB compression point			17		dBm
ANALOG I/O						
	Input resistance	Differential		200		Ω
	Input common mode voltage	Self biased (AC coupled)		2.5		V
	Input common mode voltage range	Externally driven (DC coupled)		2 to 3		V
	Maximum input voltage swing	Differential		11		V_{PPD}
	Output resistance	Differential		20		Ω
	Maximum differential output voltage swing	Differential		10		V_{PPD}
CMRR	Common mode rejection ratio	DC, $V_{ID} = 0\text{ V}$, $V_{CM} = 2.5\text{ V} \pm 0.5\text{ V}$		80		dB
PSRR	Power supply rejection ratio	DC, $V_+ = 5\text{ V} \pm 0.5\text{ V}$, $V_{IN} = 2.5\text{ V}$		77		dB
	Channel to channel isolation	$f = 200\text{ MHz}$, minimum attenuation setting		73		dB
GAIN PARAMETERS						
	Maximum voltage gain	Gain Code 000000 (min. attenuation), $A_V = V_O / V_{IN}$		26		dB
	Minimum voltage gain	Gain Code 111111 (max. attenuation), $A_V = V_O / V_{IN}$		-5.5		dB
	Gain accuracy			1%		
	Gain step size			0.5		dB
	Channel gain matching	ChA – ChB, any gain setting		± 0.04		dB
	Channel phase matching	ChA – ChB, any gain setting		± 0.45		$^\circ$
	Cumulative gain error	0 to 12 dB attenuation setting		± 0.1		dB
		0 to 24 dB attenuation setting		± 0.3		
		0 to 31 dB attenuation setting		± 0.5		
	Cumulative phase shift	0 to 12 dB attenuation setting		± 0.6		$^\circ$
		0 to 24 dB attenuation setting		± 5.3		
		0 to 31 dB attenuation setting		± 16.5		
	Gain step switching time			15		ns
	Gain temperature sensitivity	0 attenuation setting		2.7		mdB/ $^\circ\text{C}$

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. No ensurance of parametric performance is indicated in the electrical tables under conditions different than those tested
- (2) Limits are 100% production tested at 25°C . Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and also depends on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

Electrical Characteristics (continued)

The following specifications apply for single supply with $V_+ = 5\text{ V}$, differential $V_{OUT} = 4\text{ V}_{PP}$, $R_L = 200\ \Omega$, $T_A = 25^\circ\text{C}$, $f_{in} = 200\text{ MHz}$, and maximum gain (0 attenuation)⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
POWER REQUIREMENTS							
VCC	Supply voltage			4.75	5	5.25	V
ICC	Supply current	Both channels enabled	$T_A = -40^\circ\text{C}$ to 85°C	225		245	mA
			$T_A = -65^\circ\text{C}$ to 150°C				
ICC	Disabled supply current	Both channels		35			mA
ALL DIGITAL INPUTS⁽⁴⁾							
VIL	Logic input low voltage			0.5			V
VIH	Logic input high voltage			1.8			V
IIH	Logic input high input current	Digital input voltage = 5 V		200			μA
IIL	Logic input low input current	Digital input voltage = 0 V		-60			μA

(4) Logic compatibility is TTL, 2.5-V CMOS, and 3.3-V CMOS.

6.6 Timing Requirements

		MIN	NOM	MAX	UNIT
PARALLEL AND PULSE MODE TIMING					
t_{GS}	Setup time	3			ns
t_{GH}	Hold time	3			ns
t_{LP}	Latch low pulse width	7			ns
t_{PG}	Pulse gap between pulses	20			ns
t_{PW}	Minimum pulse width (pulse mode)	15			ns
t_{RW}	Reset width	10			ns
SERIAL MODE TIMING AND AC CHARACTERISTICS (SPI COMPATIBLE)					
f_{SCLK}	Max serial clock frequency	50			MHz
t_{PH}	SCLK high state duty cycle	50%			SCLK
t_{PL}	SCLK low state duty cycle	50%			SCLK
t_{SU}	Serial data in setup time	2			ns
t_H	Serial data in hold time	2			ns
t_{OZD}	Serial data out TRI-STATE-to-driven time (referenced to negative edge of SCLK)	10			ns
t_{OD}	Serial data out output delay time (referenced to negative edge of SCLK)	10			ns
t_{CSS}	Serial chip select setup time (referenced to positive edge of SCLK)	5			ns

6.7 Typical Characteristics

V+ = 5 V, Differential V_{OUT} = 4 V_{PP}, R_L = 200 Ω, T_A = 25°C, f_{in} = 200 MHz, and Maximum Gain (0 Attenuation)




Figure 1. Frequency Response 2-dB Gain Steps




Figure 2. Gain Flatness vs Temperature




Figure 3. OIP3 vs Frequency




Figure 4. OIP3 vs Temperature




Figure 5. OIP3 vs Pout




Figure 6. Third Order Intermodulation Products vs Frequency

Typical Characteristics (continued)

V+ = 5 V, Differential V_{OUT} = 4 V_{PP}, R_L = 200 Ω, T_A = 25°C, f_{in} = 200 MHz, and Maximum Gain (0 Attenuation)




Figure 7. Third Order Harmonic Distortion vs Frequency




Figure 8. Second Order Harmonic Distortion vs Attenuation




Figure 9. Third Order Harmonic Distortion vs Attenuation




Figure 10. Second Order Harmonic Distortion vs Frequency




Figure 11. Second Order Harmonic Distortion at 100 MHz




Figure 12. Third Order Harmonic Distortion at 100 MHz

Typical Characteristics (continued)

$V_+ = 5\text{ V}$, Differential $V_{OUT} = 4\text{ V}_{PP}$, $R_L = 200\ \Omega$, $T_A = 25^\circ\text{C}$, $f_{in} = 200\text{ MHz}$, and Maximum Gain (0 Attenuation)




Figure 13. Second Order Harmonic Distortion at 200 MHz




Figure 14. Third Order Harmonic Distortion at 200 MHz




Figure 15. Cumulative Gain Error




Figure 16. Cumulative Phase Shift




Figure 17. Noise Figure vs Frequency




Figure 18. Noise Figure vs Attenuation

Typical Characteristics (continued)

$V_+ = 5\text{ V}$, Differential $V_{OUT} = 4\text{ V}_{PP}$, $R_L = 200\ \Omega$, $T_A = 25^\circ\text{C}$, $f_{in} = 200\text{ MHz}$, and Maximum Gain (0 Attenuation)




Figure 19. Supply Current vs Temperature




Figure 20. Channel-to-Channel Isolation




Figure 21. Input Impedance




Figure 22. Output Impedance


7 Detailed Description

7.1 Overview

The LMH6521 is a dual, digitally controlled variable gain amplifier designed for narrowband and wideband intermediate frequency sampling applications. The LMH6521 is optimized for accurate 0.5-dB gain steps with exceptional gain and phase matching between channels combined with low distortion products. Gain matching error is less than ± 0.05 dB and phase matching error less than $\pm 0.5^\circ$ over the entire attenuation range. This makes the LMH6521 ideal for driving analog-to-digital converters where high linearity is necessary. [Figure 38](#) shows a typical application circuit.

The LMH6521 has been designed for AC-coupled applications and has been optimized to operate at frequencies greater than 3 MHz.

7.2 Functional Block Diagram




Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Input Characteristics

The LMH6521 input impedance is set by internal resistors to a nominal 200 Ω . At higher frequencies, device parasitic reactances starts to impact the input impedances. See [Figure 21](#) in *Typical Characteristics* for more details.

For many AC-coupled applications, the impedance can be easily changed using LC circuits to transform the actual impedance to the desired impedance.

Feature Description (continued)


Copyright © 2016, Texas Instruments Incorporated

Figure 23. Differential 200-Ω LC Conversion Circuit

In [Figure 23](#) a circuit is shown that matches the amplifier 200-Ω input with a source impedance of 100 Ω.

To avoid undesirable signal transients, the LMH6521 must not be powered on with large input signals present. Careful planning of system power on sequencing is especially important to avoid damage to ADC inputs.


7.3.2 Output Characteristics

The LMH6521 has a low output impedance very similar to a traditional operational amplifier output. This means that a wide range of load impedance can be driven with minimal gain loss. Matching load impedance for proper termination of filters is as easy as inserting the proper value of resistor between the filter and the amplifier. This flexibility makes system design and gain calculations very easy. The LMH6521 was designed to run from a single 5-V supply. In spite of this low supply voltage the LMH6521 is still able to deliver very high power gains when driving low impedance loads.

7.3.3 Output Connections

The LMH6521, like most high frequency amplifiers, is sensitive to loading conditions on the output. Load conditions that include small amounts of capacitance connected directly to the output can cause stability problems. An example of this is shown in [Figure 24](#). A more sophisticated filter may require better impedance matching. See [Figure 36](#) for an example filter configuration and [Table 7](#) for some IF filter component values.

Feature Description (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 24. Example Output Configuration

The outputs of the LMH6521 must be biased near the ground potential. On the evaluation board, 1-μH inductors are installed to provide proper output biasing. The bias current is approximately 36 mA per output pin and is not a function of the load condition, which makes the LMH6521 robust to handle various output load conditions while maintaining superior linearity as shown in Figure 25. With large inductors and high operating frequencies the inductor presents a very high impedance and has minimal AC current. If the inductor is chosen to have a smaller value, or if the operating frequency is very low there could be enough AC current flowing in the inductor to become significant. Make sure to check the inductor datasheet to not exceed the maximum current limit.




Figure 25. OIP3 vs Amplifier Load Resistance

7.4 Device Functional Modes

The LMH6521 is a differential input, differential output, digitally controlled variable gain amplifier (DVGA). This is the primary functional mode. The LMH6521 is designed to support large voltage swings with excellent linearity. For this reason the amplifier output stage is biased separately than the rest of the amplifier. Like many RF amplifiers, the LMH6521 output stage is powered through the output pins.

Device Functional Modes (continued)

Power to the LMH6521 output stage is accomplished by using RF chokes to supply the DC current required by the output transistors. The EVM and all data sheet plots were derived using 1- μ H RF chokes. Other values can be used if desired. The rule of thumb is that using a larger value RF choke improves low-frequency performance while using a smaller RF choke improves high-frequency performance. RF chokes must be between 10 μ H and 300 nH in value. Values outside this range can work, but performance must be thoroughly verified before committing to a design.

7.5 Programming

7.5.1 Digital Control

The LMH6521 supports three modes of gain control: parallel mode, serial mode (SPI compatible), and pulse mode. Parallel mode is fastest and requires the most board space for logic line routing. Serial mode is compatible with existing SPI compatible systems. The pulse mode is both fast and compact, but must step through intermediate gain steps when making large gain changes.

Pins MOD0 and MOD1 are used to configure the LMH6521 for the three gain control modes. MOD0 and MOD1 have weak pullup resistors to an internal 2.5-V reference but is designed for 2.5-V to 5-V CMOS logic levels. MOD0 and MOD1 can be externally driven (LOGIC HIGH) to voltages between 2.5 V to 5 V to configure the LMH6521 into one of the three digital control modes. Some pins on the LMH6521 have different functions depending on the digital control mode. [Table 1](#) lists these functions.

Table 1. Digital Control Mode Pin Functions

PIN NUMBER	PARALLEL MODE	SERIAL MODE	PULSE MODE
1	A3	SDI	DNA
2	A4	CLK	UPA
3	A5	NC	GND
4 (MOD0)	LOGIC HIGH (MOD0=1)	LOGIC LOW (MOD0=0)	LOGIC HIGH (MOD0=1)
5 (MOD1)	LOGIC HIGH (MOD1=1)	LOGIC HIGH (MOD1=1)	LOGIC LOW (MOD1=0)
6	B5	GND	GND
7	B4	NC	UPB
8	B3	NC	DNB
9	B2	NC	S1B
10	B1	NC	S0B
11		INB+	
12		INB-	
13		GND	
14		+5 V	
15		GND	
16	B0	GND	GND
17		OUTB+	
18		OUTB-	
19		ENB	
20	LATB	GND	GND
21	LATA	GND	GND
22		ENA	
23		OUTA-	
24		OUTA+	
25	A0	NC	GND
26		GND	
27		+5 V	
28		GND	

Programming (continued)

Table 1. Digital Control Mode Pin Functions (continued)

29		INA-	
30		INA+	
31	A1	SDO	S0A
32	A2	CS	S1A

7.5.2 Parallel Mode (MOD1 = 1, MOD0 = 1)

When designing a system that requires very fast gain changes parallel mode is the best selection. See Table 1 for pin definitions of the LMH6521 in parallel mode.

The LMH6521 has a 6-bit gain control bus as well as latch pins LATA and LATB for channels A and B. When the latch pin is low, data from the gain control pins is immediately sent to the gain circuit (that is, gain is changed immediately). When the latch pin transitions high the current gain state is held and subsequent changes to the gain set pins are ignored. To minimize gain change glitches multiple gain control pins must not change while the latch pin is low. Gain glitches could result from timing skew between the gain set bits. This is especially the case when a small gain change requires a change in state of three or more gain control pins. If continuous gain control is desired the latch pin can be tied to ground. This state is called transparent mode and the gain pins are always active. In this state the timing of the gain pin logic transitions must be planned carefully to avoid undesirable transients

ENA and ENB pins are provided to reduce power consumption by disabling the highest power portions of the LMH6521. The gain register preserves the last active gain setting during the disabled state. These pins float high and can be left disconnected if they won't be used. If the pins are left disconnected, a 0.01-μF capacitor to ground helps prevent external noise from coupling into these pins.

Figure 26, Figure 27, and Figure 28 show the various connections in parallel mode with respect to the latch pin.





Figure 26. Parallel Mode Connection for Fastest Response



Latch pins tied to logic low state

Figure 27. Parallel Mode Connection Not Using Latch Pins




Figure 28. Parallel Mode Connection Using Latch Pins to Mux Digital Data

7.5.3 Serial Mode: SPI Compatible Interface (MOD1 = 1, MOD0 = 0)

Serial interface allows a great deal of flexibility in gain programming and reduced board complexity. Using only 4 wires for both channels allows for significant board space savings. The trade-off for this reduced board complexity is slower response time in gain state changes. For systems where gain is changed only infrequently or where only slow gain changes are required serial mode is the best choice. See [Table 1](#) table for pin definitions of the LMH6521 in serial mode.

The serial interface is a generic 4-wire synchronous interface that is compatible with SPI standard interfaces and used on many microcontrollers and DSP controllers.

The serial mode is active when the two mode pins are set as follows: MOD1=1, MOD0=0). In this configuration the pins function as shown in [Pin Configuration and Functions](#). The SPI interface uses the following signals: clock input (CLK), serial data in (SDI), serial data out, and serial chip select (CS)

ENA and ENB pins are active in serial mode. For fast disable capability these pins can be used and the serial register holds the last active gain state. These pins float high and can be left disconnected for serial mode. The serial control bus can also disable the DVGA channels, but at a much slower speed. The serial enable function is an AND function. For a channel to be active both the enable pin and the serial control register must be in the enabled state. To disable a channel, either method will suffice. See [Typical Characteristics](#) for disable and enable timing information.

LATA and LATB pins are not active during serial mode.

The serial clock pin CLK is used to register the input data that is presented on the SDI pin on the rising edge; and to source the output data on the SDO pin on the falling edge. User may disable clock and hold it in the low state, as long as the clock pulse-width minimum specification is not violated when the clock is enabled or disabled.

The chip select pin CS starts a new register access with each assertion; that is, the SDATA field protocol is required. The user is required to deassert this signal after the 16th clock. If the SCSb is deasserted before the 16th clock, no address or data write will occur. The rising edge captures the address just shifted-in and, in the case of a write operation, writes the addressed register. There is a minimum pulse-width requirement for the deasserted pulse - which is specified in [Electrical Characteristics](#).

SDI is an input pin for the serial data. It must observe setup or hold requirements with respect to the SCLK. Each cycle is 16-bits long

SDO is the data output pin and is normally at TRI-STATE and is driven only when SCSb is asserted. Upon SCSb assertion, contents of the register addressed during the first byte are shifted out with the second 8 SCLK falling edges. Upon power up, the default register address is 00h.

The SDO internal driver circuit is an open-collector device with a weak pullup resistor to an internal 2.5-V reference. It is 5-V tolerant so an external pullup resistor can connect to 2.5 V, 3.3 V, or 5 V as shown in [Figure 30](#). However, the external pullup resistor must be chosen to limit the current to 11 mA or less. Otherwise the SDO logic low output level (V_{OL}) may not achieve close to ground and in extreme case could cause problem for FPGA input gate. Using minimum values for external pullup resistor is a good to maximize speed for SDO signal. So if high SPI clock frequency is required, then minimum value external pullup resistor is the best choice as shown in [Figure 30](#).

Each serial interface access cycle is exactly 16 bits long as shown in Figure 29. Each signal's function is described below. The read timing is shown in Figure 31, while the write timing is shown in figure Figure 32.




Figure 29. Serial Interface Protocol (SPI Compatible)

Table 2. Serial Interface Protocol



ADDRESS	DESCRIPTION
R/Wb	Read / Write bit. A value of 1 indicates a read operation, while a value of 0 indicates a write operation.
Reserved	Not used. Must be set to 0.
ADDR	Address of register to be read or written.
DATA	In a write operation the value of this field is written to the addressed register when the chip select pin is deasserted. In a read operation this field is ignored.

Table 3. Serial Word Format for LMH6521

C7	C6	C5	C4	C3	C2	C1	C0
0 = write 1 = read	0	0	0	0	0	0	0 = Ch A 1 = Ch B

Table 4. Serial Word Format for LMH6521 (cont)

Enable	Gb5	Gb4	Gb3	Gb2	Gb1	Gb0	RES
0 = Off 1 = On	1 = +16 dB	1 = +8 dB	1 = +4 dB	1 = +2 dB	1 = +1 dB	1 = +0.5 dB	0


Figure 30. Serial Mode 4-Wire Connection

Figure 31. Read Timing
Table 5. Read Timing, Data Output on SDO Pin

PARAMETER	DESCRIPTION
t_{CSH}	Chip select hold time
t_{CSS}	Chip select setup time
t_{OZD}	Initial output data delay
t_{ODZ}	High impedance delay
t_{OD}	Output data delay




Figure 32. Write Timing, Data Written to SDI Pin

Table 6. Write Timing, Data Input on SDI Pin

PARAMETER	DESCRIPTION
t_{PL}	Minimum clock low time (clock duty cycle)
t_{PH}	Minimum clock high time (clock duty cycle)
t_{SU}	Input data setup time
t_{H}	Input data hold time

7.5.4 Pulse Mode (MOD1 = 0, MOD0 = 1)

Pulse mode is a simple yet fast way to adjust gain settings. Using only two control lines per channel the LMH6521 gain can be changed by simple up and down signals. Gain step sizes is selectable either by hard wiring the board or using two additional logic inputs. For a system where gain changes can be stepped sequentially from one gain to the next and where board space is limited this mode may be the best choice. The ENA and ENB pins are fully active during pulse mode, and the channel gain state is preserved during the disabled state. See Table 1 for pin definitions of the LMH6521 in pulse mode.

In this mode the gain step size can be selected from a choice of 0.5-, 1-, 2-, or 6-dB steps. During operation the gain can be quickly adjusted either up or down one step at a time by a negative pulse on the UP or DN pins. As shown in Figure 34, each gain step pulse must have a logic high state of at least $t_{PW} = 20$ ns and a logic low state of at least $t_{PG} = 20$ ns for the pulse to register as a gain change signal.




Figure 33. Pulse Timing

To provide a known gain state, there is a reset feature in pulse mode. To reset the gain to maximum gain both the UP and DN pins must be strobed low together as shown in Figure 34. There must be an overlap of at least $t_{RW} = 20$ ns for the reset to register.




Figure 34. Pulse Mode Timing

7.5.5 Interface to ADC

The LMH6521 was designed to be used with TI's high speed ADC's. As shown in Figure 38, AC coupling provides the best flexibility especially for IF sub-sampling applications.

The inputs of the LMH6521 will self bias to the optimum voltage for normal operation. The internal bias voltage for the inputs is approximately mid-rail which is 2.5 V with the typical 5-V power supply condition. In most applications the LMH6521 input is required to be AC coupled.

The LMH6521 output common mode voltage is biased to 0 V and has a maximum differential output voltage swing of 10 V_{PPD} as shown in Figure 35. This means that for driving most ADCs AC coupling is required. Because most often a band pass filter is desired, the amplifier and ADC the bandpass filter can be configured to block the DC voltage of the amplifier output from the ADC input. Figure 36 shows a wideband bandpass filter configuration that could be designed for a 200- Ω impedance system for various IF frequencies.




Figure 35. Output Voltage with Respect to Output Common Mode




Figure 36. Wideband Bandpass Filter

Table 7 shows values for some common IF frequencies for Figure 36. The filter shown in Figure 36 offers a good compromise between bandwidth, noise rejection, and cost. This filter topology works best with the 12- to 16-bit analog to digital converters shown in Table 8.

Table 7. IF Frequency Bandpass Filter Component Values

CENTER FREQUENCY	75 MHz	150 MHz	180 MHz	250 MHz
------------------	--------	---------	---------	---------


Table 7. IF Frequency Bandpass Filter Component Values (continued)

Bandwidth	40 MHz	60 MHz	75 MHz	100 MHz
R1, R2	90 Ω	90 Ω	90 Ω	90 Ω
L1, L2	390 nH	370 nH	300 nH	225 nH
C1, C2	10 pF	3 pF	2.7 pF	1.9 pF
C3	22 pF	19 pF	15 pF	11 pF
L5	220 nH	62 nH	54 nH	36 nH
R3, R4	100 Ω	100 Ω	100 Ω	100 Ω

Table 8. Compatible High-Speed Analog-to-Digital Converters

PRODUCT NUMBER	MAX SAMPLING RATE (MSPS)	RESOLUTION	CHANNELS
ADC12L063	62	12	SINGLE
ADC12DL065	65	12	DUAL
ADC12L066	66	12	SINGLE
ADC12DL066	66	12	DUAL
CLC5957	70	12	SINGLE
ADC12L080	80	12	SINGLE
ADC12DL080	80	12	DUAL
ADC12C080	80	12	SINGLE
ADC12C105	105	12	SINGLE
ADC12C170	170	12	SINGLE
ADC12V170	170	12	SINGLE
ADC14C080	80	14	SINGLE
ADC14C105	105	14	SINGLE
ADC14DS105	105	14	DUAL
ADC14I155	155	14	SINGLE
ADC14V155	155	14	SINGLE
ADC16V130	130	16	SINGLE
ADC16DV160	160	16	DUAL
ADC08D500	500	8	DUAL
ADC08500	500	8	SINGLE
ADC08D1000	1000	8	DUAL
ADC081000	1000	8	SINGLE
ADC08D1500	1500	8	DUAL
ADC081500	1500	8	SINGLE
ADC08(B)3000	3000	8	SINGLE
ADC08L060	60	8	SINGLE
ADC08060	60	8	SINGLE
ADC10DL065	65	10	DUAL
ADC10065	65	10	SINGLE
ADC10080	80	10	SINGLE
ADC08100	100	8	SINGLE
ADCS9888	170	8	SINGLE
ADC08(B)200	200	8	SINGLE
ADC11C125	125	11	SINGLE
ADC11C170	170	11	SINGLE

An alternate narrowband filter approach is presented in [Figure 37](#). The narrow band-pass antialiasing filter between the LMH6521 and ADC16DV160 attenuates the output noise of the LMH6521 outside the Nyquist zone helping to preserve the available SNR of the ADC. [Figure 37](#) shows a 1:4 input transformer used to match the 200-Ω balanced input of the LMH6521 to the 50 unbalanced source to minimize insertion loss at the input. [Figure 37](#) shows the LMH6521 driving the ADC16DV160 (16-bit ADC). The band-pass filter is a 3rd order 100-Ω matched tapped-L configured for a center frequency of 192 MHz with a 20-MHz bandwidth across the differential inputs of the ADC16DV160. The ADC16DV160 is a dual channel 16-bit ADC with maximum sampling rate of 160 MSPS. Using a 2-tone large input signal with the LMH6521 set to maximum gain (26dB) to drive an input signal level at the ADC of -1 dBFS, the SNR and SFDR results are shown in [Table 9](#).



Copyright © 2016, Texas Instruments Incorporated

Center frequency is 192 MHz with a 20-MHz bandwidth. Designed for 200-Ω impedance.

Figure 37. Narrowband Tapped-L Bandpass Filter
Table 9. LMH6521+BPF+ADC16DV160 vs Typical ADC16DV160 Specifications

CONFIGURATION	ADC INPUT	SNR (dBFS)	SFDR (dBFS)
LMH6521+BPF+ADC16DV160	-1 dBFS	75.5	82
ADC16DV160 only	-1 dBFS	76	89

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information


Common applications for the LMH6521 would be an IF amplifier, RF amplifier, and ADC driver.

Many applications require impedance matching and filtering. The large voltage swing of the LMH6521 makes it ideal for use with a filter.

The LMH6521 is ideal for applications requiring variable gain and very high linearity for frequencies ranging from 1 MHz to 500 MHz. The LMH6521 can support output voltage swing up to 10 V_{PP}.

8.2 Typical Application

The most typical application for the LMH6521 is shown in [Figure 38](#). In this application the LMH6521 is driving an ADC through a band pass filter.



Copyright © 2016, Texas Instruments Incorporated

Figure 38. ADC Driver Application

8.2.1 Design Requirements

An ADC driver is required to deliver a full-scale signal to the ADC input pins with harmonic and intermodulation distortion products that meet the system requirements.

In this example we want to meet the following requirements:

- Amplifier output voltage: 4 V_{PP}
- SFDR > 80 dB at 300 MHz
- Noise voltage < 0 nV/rt Hz

8.2.2 Detailed Design Procedure

A voltage between 4.75 V and 5.25 V must be applied to the supply pin labeled 5 V. Each supply pin must be decoupled with a additional capacitance along with some low inductance, surface-mount ceramic capacitor of 0.01 μF as close to the device as possible where space allows.

The outputs of the LMH6521 are low impedance devices that requires connection to ground with 1-μH RF chokes and require AC-coupling capacitors of 0.01 μF. The input pins are self biased to 2.5 V and must be ac-coupled with 0.01-μF capacitors as well. The output RF inductors and AC-coupling capacitors are the main limitations for operating at low frequencies.

Typical Application (continued)

Each channel of the LMH6521 consists of a digital step attenuator followed by a low-distortion, 26-dB fixed gain amplifier and a low impedance output stage. The gain is digitally controlled over a 31.5-dB range from 26 dB to -5.5 dB. The LMH6521 has a 200-Ω differential input impedance and a low 20-Ω differential output impedance.

To enable each channel of the LMH6521, the ENA and ENB pins can be left to float, which internally is connected high with a weak pullup resistor. Externally connecting ENA and ENB to ground disables the channels of the LMH6521 and reduce the current consumption to 17.5 mA per channel.




Figure 39. Basic Operating Connection

The LMH6521 meets the SFDR and output voltage swing requirements with no additional design details. However, the noise requires an additional filter as shown in [Figure 38](#). The filter termination reduces the LMH6521 output noise voltage from 33 nV/rt Hz to 16.5 nV/rt Hz. A simple third order filter reduces out of band noise that would alias into the signal path. For filter details, see [Interface to ADC](#).




Figure 40. Filter Schematic

For further design assistance, see [SP16160CH1RB Reference Design Board User's Guide](#) (SNAU079).

Typical Application (continued)

8.2.3 Application Curve




Figure 41. Filter Frequency Response

9 Power Supply Recommendations

The LMH6521 was designed primarily to be operated on 5-V power supplies. The voltage range for V_{CC} is 4.75 V to 5.25 V. When operated on a board with high-speed digital signals, it is important to provide isolation between digital signal noise and the LMH6521 inputs. [700-2700 MHz Dual-Channel Receiver with 16-Bit ADC and 100 MHz IF Bandwidth Reference Design](#) (TIDA-00360) provides an example of good board layout.

10 Layout

10.1 Layout Guidelines

Layout for the LMH6521 is critical to achieve specified performance. Circuit symmetry is necessary for good HD2 performance. Input traces must be 200- Ω impedance transmission lines. To reduce output to input coupling, use ground plane fill between the amplifier input and output traces as shown in [Figure 42](#). The output inductors contribute to crosstalk if placed too closely together. See [Figure 42](#) for recommended placement of the output bias inductors. Output termination resistors and coupling capacitors must be placed as closely to the output inductors as possible.

10.2 Layout Example




Figure 42. LMH6521 Layout Example

10.3 Thermal Considerations

The LMH6521 is packaged in a thermally enhanced WQFN package and features an exposed pad that is connected to the GND pins. TI recommends attaching the exposed pad directly to a large power supply ground plane for maximum heat dissipation. The thermal advantage of the WQFN package is fully realized only when the exposed die attach pad is soldered down to a thermal land on the PCB board with the through vias planted underneath the thermal land. The thermal land can be connected to any ground plane within the PCB. However, it is also very important to maintain good high-speed layout practices when designing a system board.

The LMH6521EVAL evaluation board implemented an eight metal layer PCB with (a) 4 oz. copper inner ground planes (b) additional through vias and (c) maximum bottom layer metal coverage to assist with device heat dissipation. These PCB design techniques assist with the heat dissipation of the LMH6521 to optimize distortion performance. See [AN-2045 LMH6521EVAL Evaluation Board](#) (SNOA551) for suggested layout techniques.

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- [AN-2045 LMH6521EVAL Evaluation Board](#) (SNOA551)
- [SP16160CH1RB Reference Design Board User's Guide](#) (SNAU079)

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMH6521SQ/NOPB	ACTIVE	WQFN	RTV	32	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	L6521SQ	Samples
LMH6521SQE/NOPB	ACTIVE	WQFN	RTV	32	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	L6521SQ	Samples
LMH6521SQX/NOPB	ACTIVE	WQFN	RTV	32	4500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	L6521SQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6521SQ/NOPB	WQFN	RTV	32	1000	178.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1
LMH6521SQE/NOPB	WQFN	RTV	32	250	178.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1
LMH6521SQX/NOPB	WQFN	RTV	32	4500	330.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6521SQ/NOPB	WQFN	RTV	32	1000	208.0	191.0	35.0
LMH6521SQE/NOPB	WQFN	RTV	32	250	208.0	191.0	35.0
LMH6521SQX/NOPB	WQFN	RTV	32	4500	356.0	356.0	35.0



4224386/B 04/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RTV0032A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



4224386/B 04/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RTV0032A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 20X

EXPOSED PAD 33
76% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4224386/B 04/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated