



Support & training



LMX1204 SNAS800A - JULY 2021 - REVISED AUGUST 2022

# LMX1204 Low-Noise, High-Frequency JESD Buffer/Multiplier/Divider

## 1 Features

- 300-MHz to 12.8-GHz output frequency
- Ultra-low noise
  - Noise floor of –161 dBc/Hz at 6-GHz output
  - 1/f Noise of -154 dBc/Hz at 6-GHz output, 10kHz offset
  - Under 30-fs additive jitter (DC to f<sub>CLK</sub>) integration range)
- 4 high-frequency clocks with corresponding SYSREF outputs
  - Shared divider that supports ÷1 (buffer mode), ÷2,3,4,5,6,7, and 8
  - Shared PLL-based multiplier that supports x1 (filter mode), x2, x3, and x4
- LOGICLK output with corresponding SYSREF output
  - On separate divide bank
  - ÷1, 2, 4 pre-divider
  - ÷1 (bypass), 2, …, 1023 post divider
  - 8 programmable output power levels
- Synchronized SYSREF clock outputs
  - 508 delay step adjustments of less than 2.5 ps each at 12.8 GHz
  - Generator and repeater modes
  - Windowing feature for SYSREFREQ pins to optimize timing
- SYNC feature to all divides and multiple devices
- 2.5-V operating voltage
- -40°C to +85°C operating temperature

## 2 Applications

- General purpose:
  - Data converter clocking
  - Clock distribution/multiplication/division
- Test equipment:
  - Oscilloscopes
  - Wideband digitizers
  - Wireless equipment testers
- Aerospace and defense:
  - Radar
  - Electronic warfare
  - Seeker front end
  - Munitions
  - Phased array antenna/beam forming


## **3 Description**

The high-frequency capability and extremely low jitter of this device, makes a great solution to clock precision, high-frequency data converters without degradation to the signal-to-noise ratio. Each of the four high-frequency clock outputs, and additional LOGICLK output with larger divider range, is paired with a SYSREF output clock signal. The SYSREF signal for JESD interfaces can either be internally generated or passed in as an input and re-clocked to the device clocks. For data converter clocking applications, it is critical to have the jitter of the clock be less than the aperture jitter of the data converter. In applications where more than four data converters must be clocked, a variety of cascading architectures can be developed using multiple devices to distribute all the high-frequency clocks and SYSREF signals required. With low jitter and noise floor, this device combined with an ultra-low noise reference clock source is an exemplary solution for clocking data converters, especially when sampling above 3 GHz.

#### Package Information<sup>(1)</sup>

	V	
PART NUMBER	PACKAGE	BODY SIZE
LMX1204	VQFN (40)	6.00 mm × 6.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Block Diagram** 



# **Table of Contents**

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	
5 Pin Configuration and Functions	3
6 Specifications	<mark>5</mark>
6.1 Absolute Maximum Ratings	5
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	5
6.4 Thermal Information	5
6.5 Electrical Characteristics	6
6.6 Timing Requirements	8
6.7 Timing Requirements	8
6.8 Typical Characteristics	9
7 Detailed Description	15
7.1 Overview	
7.2 Functional Block Diagram	

	7.3 Feature Description	17
	7.4 Device Functional Modes	
8	Application and Implementation	. 28
	8.1 Applications Information	
	8.2 Typical Application	. 29
	8.3 Power Supply Recommendations	31
	8.4 Layout.	. 31
9	Device and Documentation Support	33
	9.1 Device Support	. 33
	9.2 Receiving Notification of Documentation Updates	33
	9.3 Support Resources	. 33
	9.4 Trademarks	. 33
	9.5 Electrostatic Discharge Caution	
	9.6 Glossary	33
1(	) Mechanical, Packaging, and Orderable	
	Information	. 33

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision * (July 2021) to Revision A (August 2022)	Page
•	Changed data sheet status from Advanced Information to Production Data	1
•	Added filter mode information to the data sheet	1
•	Added descriptions for POR, multiplier, filter mode, common mode voltage, and other topics in the Deta	iled
	Description section	15
•	Changed Table 8-1	
	Moved the Power Supply Recommendations and Layout sections to the Application and Implementation section	า
		-



## **5** Pin Configuration and Functions




Figure 5-1. RHA Package 40-Pin VQFN Top View



### Table 5-1. Pin Functions

NAME	NO.	TYPE	DESCRIPTION				
BIAS01	20	BYP	If not using the multiplier, this pin may be left open. If using the multiplier, bypass this pin to GND with a 10-nF capacitor for optimal noise performance.				
BIAS23	31	BYP	If not using the multiplier, this pin may be left open. If using the multiplier, bypass this pin to GND with a $10-\mu$ F and $0.1-\mu$ F capacitor for optimal noise performance.				
CLKIN_N	7		Differential reference input clock. Internal $50-\Omega$ termination. AC-couple with				
CLKIN_P	6	Ι	a capacitor appropriate to the input frequency (typically 0.1 $\mu$ F or smaller). If using single-ended, terminate unused side with a series AC-coupling capacitor 50- $\Omega$ resistor to GND.				
CLKOUT0_N	15						
CLKOUT0_P	14						
CLKOUT1_N	19						
CLKOUT1_P	18	0	Differential clock output pairs. Each pin is an open-collector output with				
CLKOUT2_N	32	0	internally integrated 50- $\Omega$ resistor with programmable output swing. AC coupling required.				
CLKOUT2_P	33						
CLKOUT3_N	36						
CLKOUT3_P	37						
CS#	10	I	SPI chip select. High impedance CMOS input. Accepts up to 3.3 V.				
DAP	DAP						
GND	5,13,17,26,34,38	GND	Ground these pins.				
LOGICLKOUT_N	27	0	Differential clock output pair. Selectable CML, LVDS, or LVPECL format. Programmable common-mode voltage.				
LOGICLKOUT_P	28	0	Programmable common-mode voltage.				
LOGISYSREFOUT_N	23	0	Programmable common-mode voltage.				
LOGISYSREFOUT_P	24	0	Differential clock output pair. Selectable CML, LVDS, or LVPECL format. Programmable common-mode voltage.				
MUXOUT	1	0	Multiplexed pin serial data readback and lock status of the multiplier.				
SCK	8	I	SPI clock. High impedance CMOS input. Accepts up to 3.3 V.				
SDI	9	Ι	SPI data input. High impedance CMOS input. Accepts up to 3.3 V.				
SYSREFREQ_N	3		Differential SYSREF request input for JESD204B support. Internal $50-\Omega$ AC				
SYSREFREQ_P	2	Ι	coupled to internal common-mode voltage or capacitor to GND. Supports AC and DC coupling which can directly accept a common mode voltage of 1.2 to 2 V.				
SYSREFOUT0_N	12						
SYSREFOUT0_P	11						
SYSREFOUT1_N	22						
SYSREFOUT1_P	21	C	Differential SYSREF CML output pairs for JESD204B support. Supports AC				
SYSREFOUT2_N	29	0	and DC coupling with programmable common-mode voltage of 0.6 to 2 volts.				
SYSREFOUT2_P	30						
SYSREFOUT3_N	39						
SYSREFOUT3_P	40						
VCC_CLKIN	4						
VCC_LOGICLK	25		Connect to a 2.5-V supply. Recommend a shunt high frequency capacitor				
VCC01	16	PWR	(typically 0.1 $\mu$ F or smaller) close to the pin in parallel with larger capacitors (typically 1 $\mu$ F and 10 $\mu$ F) farther away.				
VCC23	35						



## **6** Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub>	Power supply voltage	-0.3	2.75	V
V <sub>IN</sub>	DC Input Voltage (SCK, SDI, CSB)	GND	3.6	V
V <sub>IN</sub>	DC Input Voltage (SYSREFREQ)	GND	V <sub>DD</sub> + 0.3	V
V <sub>IN</sub>	AC Input Voltage (CLKIN)		V <sub>DD</sub>	Vpp
TJ	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Recommended Operating Conditions, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2500	V
V <sub>(ESD)</sub>	Liechostalic discharge	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage	2.4	2.5	2.6	V
T <sub>A</sub>	Ambient temperature	-40		85	°C
TJ	Junction temperature			125	°C

#### 6.4 Thermal Information

		RHA (VQFN)	
		40 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	24.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	13.0	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	6.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.1	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	6.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.5	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### **6.5 Electrical Characteristics**

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
Current Co	nsumption						
	_	Powered up, all outpu	its and SYSREF on		1050		
		Powered up, all outpu	Its on, all SYSREF off		600		
I <sub>CC</sub>	Supply Current <sup>(1)</sup>	Powered up, all outpu	Its and SYSREF off		265		mA
		Powered down <sup>(2)</sup>			11		
SYSREF							
		Generator mode				200	MHz
<b>f</b> SYSREF	SYSREF output frequency	Repeater mode				100	MHz
Δt	SYSREF delay step size	f <sub>CLKIN</sub> = 12.8 GHz			3		ps
		SYSREFOUT			45		ps
			CML		120		ps
t <sub>RISE</sub>	Rise time (20% to 80%)	LOGISYSREFOUT	LVDS		120		ps
			LVPECL		230		ps
		SYSREFOUT			45		ps
			CML		120		ps
t <sub>FALL</sub>	Fall time (20% to 80%)	LOGISYSREFOUT	LVDS		120		ps ps
			LVPECL		170		ps ps
		SYSREFOUT			0.85		Vpp
			CML		0.4		Vp
V <sub>OD</sub>			LVDS		0.4		Vp
			LVPECL		0.8		Vp
V <sub>SYSREFCM</sub>	Common mode voltage	SYSREFOUT	CML SYSREFOUTx_PW R=4 100 Ω Differential Load		0.8		V
SYSREFRE	Q Pins						
V <sub>SYSREFIN</sub>	Voltage input range	AC differential voltage	e	0.8		2	Vpp
V <sub>CM</sub>	Input common mode		mination, DC coupled	1.2	1.3	2	V
Clock Inpu	L	1	I				
f <sub>IN</sub>	Input frequency			0.3		12.8	GHz
P <sub>IN</sub>	Input power	Single-ended power a	at CLKIN_P or	0		10	dBm
Clock Outp	uts						
f <sub>ouт</sub>	Output frequency	Divide-by-2		0.15		6.4	
f <sub>OUT</sub>	Output frequency	Buffer Mode		0.3		12.8	GHz
fout	Output frequency	x1 (filter mode) , x2, x	(3, x4	3.2		6.4	
f <sub>out</sub>	Output frequency	LOGICLK output		1		800	MH:
t <sub>CAL</sub>	Calibration-time	Multiplier calibration time	f <sub>IN</sub> = 3.2 GHz; x2 f <sub>SMCLK</sub> = 28 MHz		750		μs
Роит	Output power	Single-Ended	f <sub>CLKLOUT</sub> = 6 GHz OUTx_PWR = 7		4		dBm
t <sub>RISE</sub>	Rise time (20% to 80%)	f <sub>CLKOUT</sub> = 300 MHz			45		ps
t <sub>FALL</sub>	Fall time (20% to 80%)	f <sub>CLKOUT</sub> = 300 MHz			45		ps
Propagatio	n Delay and Skew		I.				
t <sub>skew</sub>	Magnitude of skew between outputs	CLKOUTx to CLKOU	Ty, not LOGICLK		1	15	ps



LMX1204 SNAS800A – JULY 2021 – REVISED AUGUST 2022

	PARAMETER	TEST CO	NDITIONS	MIN TYP	MAX	UNIT	
Noise, Ji	itter, and Spurs						
			Buffer Mode	5			
		Additive Jitter. 12k to	Filter Mode	12			
J <sub>СКх</sub>	Additive jitter	100 MHz integration	x2 Multiplier	16		fs, rms	
		bandwidth.	x3 Multiplier	21			
			x4 Multiplier	26			
Flicker	1/f flicker noise	Slew Rate > 8 V/ns, f <sub>CLK</sub> =6 GHz	Buffer Mode	-154		dBc/Hz	
NF			Buffer Mode	-161			
NF	Noise Floor	f <sub>OUT</sub> = 6 GHz; f <sub>Offset</sub> ≥	Divide-by-2	-160.5		dBc/Hz	
NF	100 M	100 MHz	Multiplier (x1, x2,x3,x4)	-161.5		420,112	
NFL			CML	-150.5			
NFL	Noise Floor	LOGICLK output, 300 MHz	LVDS	-151.5		dBc/Hz	
NFL			LVPECL	-153.5			
		f <sub>OUT</sub> = 6 GHz (different	tial), Buffer Mode	-25			
H2	Second harmonic	f <sub>OUT</sub> = 6 GHz (single-e	f <sub>OUT</sub> = 6 GHz (single-ended), Buffer Mode			dBc	
		f <sub>OUT</sub> = 6 GHz, single-e	nded, Divide by 2	-16			
H1/2			x2 (f <sub>SPUR</sub> = 3 GHz)	-40		dBc	
H1/3	Input clock leakage spur	f <sub>OUT</sub> = 6 GHz (single-	x3 (f <sub>SPUR</sub> = 2 GHz)	-50		- UDC	
H1/4		ended)	x4 (f <sub>SPUR</sub> = 1.5 GHz)	-54		dBc	
I <sub>SPUR</sub>	LOGICLK to CLKOUT	f <sub>SPUR</sub> = 300 MHz (diffe	erential)	-70		dBc	
Digital In	nterface (SCK, SDI, CS#, MUXOUT	)					
V <sub>IH</sub>	High-level input voltage	SCK, SDI, CS#		1.4	3.3		
V <sub>IL</sub>	Low-level input voltage			0	0.4		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = 5 mA		1.4	Vcc	· V	
• OH		I <sub>OH</sub> = 0.1 mA		2.2	Vcc		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 5 mA			0.45		
I <sub>IH</sub>	High-level input current			-42	42	uA	
I <sub>IL</sub>	Low-level input current			-25	25	uA	

Unless Otherwise Stated, f<sub>CLKIN</sub>=6 GHz, CLK\_MUX=Buffer, All clocks on with OUTx\_PWR=7, SYSREFREQ\_MODE=1
 For powered down mode, if the LOGISYSREFOUT field is set to LVPECL mode AND the LVPECL resistors are placed, this

(2) For powered down mode, if the LOGISYSREFOUT field is set to LVPECL mode AND the LVPECL resistors are placed, this powerdown current increases to about 40 mA.



### 6.6 Timing Requirements

		MIN NOM MA	UNIT					
Timing	Timing Requirements							
f <sub>SPI</sub>	SPI Read/Write Speed		2 MHz					
t <sub>CE</sub>	Clock to enable low time	2	) ns					
t <sub>CS</sub>	Clock to data wait time	2	) ns					
t <sub>CH</sub>	Clock to data hold time	2	) ns					
t <sub>CWH</sub>	Clock pulse width high	10	) ns					
t <sub>CWL</sub>	Clock pulse width low	10	) ns					
t <sub>CES</sub>	Enable to clock setup time	2	) ns					
t <sub>EWH</sub>	Enable pulse width high	5	) ns					
t <sub>CD</sub>	Falling clock edge to data wait time	10	) ns					

## 6.7 Timing Requirements




Figure 6-1. Serial Data Input Timing Diagram

There are several other considerations for writing on the SPI:


- The R/W bit must be set to 0.
- The data on SDI pin is clocked into a shift register on each rising edge on the SCK pin.
- The CS# must be held low for data to be clocked. Device will ignore clock pulses if CS# is held high.
- Recommended SPI settings for this device are CPOL=0 and CPHA=0.
- When SCK and SDI lines are shared between devices, TI recommends to hold the CS# line high on the device that is not to be clocked.

There are several other considerations for SPI readback:


- The R/W bit must be set to 1.
- The MUXOUT pin will always be low for the address portion of the transaction.
- The data on MUXOUT is clocked out at the falling edge of SCK. In other words, the readback data will be available at the MUXOUT pin t<sub>CD</sub> after the clock falling edge.
- The data portion of the transition on the SDI line is always ignored.
- The MUXOUT pin does not automatically tri-state after a readback transaction completes. When sharing the SPI bus readback pin with other devices, set MUXOUT\_EN=0 after all readback transactions from device are complete to manually tri-state the MUXOUT pin, permitting other devices to control the readback line.




## 6.8 Typical Characteristics























If not otherwise, the following conditions can be assumed: Temperature = 25°C, Vcc = 2.5 V, OUTx\_PWR=5, CLKIN driven differentially with 8 dBm at each pin. Signal source used was SMA100B with ultra-low noise option B711.



Copyright © 2022 Texas Instruments Incorporated





## 7 Detailed Description

### 7.1 Overview

The LMX1204 has four main clock outputs and another LOGICLK output. The main clock outputs are all the same frequency. This frequency can be the same, divided, or multiplied relative to the input clock. Each of these clock outputs has programmable power level. The LOGICLK output frequency is independent and typically lower frequency than the other four main clocks and has programmable output format (CML, LVDS, LVPECL) and power level.

The SYSREF can be generated by either repeating the input from the SYSREFREQ pins, or internally generated. There is an internal SYSREF windowing feature that allows the internal timing of the device to be adjusted to optimize setup/hold times of the SYSREFREQ input with respect to the CLKIN input. This feature assumes that the delay between the SYSREF edge and the next rising clock edge is consistent. Each of the five outputs has a corresponding SYSREF output that has individual delays and programmable common mode. For the LOGISYSREF output, the output format is programmable as CML, LVDS, or LVPECL.

#### 7.1.1 Range of Dividers and Multiplier

There are dividers that allow the main and LOGICLK outputs to be a divided value of the input clock. The main clock outputs also have a multiplier. In addition to this, dividers are used for SYSREF generation in generator mode as well as generation of the delay block.

CATEGORY			RANGE	COMMENTS		
	Buffer					
Main Clocks	[	Divider		Odd divides (except 1) do not have 50% duty cycle		
	М	Multiplier		x1 Multiplier and Filter mode are the same thing.		
LOGICLK	Divide	PreDivide	1, 2, 4	TotalDivide = PreDivide × Divide		
LUGICLK		Divide	1, 2, 3, 1023	Odd divides (except 1) do not have 50% duty cycle		
	Divide for	PreDivide	1,2, 4	Pre-divides clock for phase interpolator.		
SYSREF	frequency generation	Divide	2, 3, 4, 4095	TotalDivide = PreDivide×Divide Odd divides do not have 50% duty cycle		
GTONE	Divide for delay generation	Divide	2, 4, 8, 16	This divide is set according to the input frequency.		

Table 7-1.	Range	of Dividers	and Multiplier	

## 7.2 Functional Block Diagram




Figure 7-1. Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Power On Reset

When the device is powered up, the power on reset (POR) resets all registers to a default state as well as resets all state machines and dividers. For the power on reset state, all SYSREF outputs are disabled and all the dividers are bypassed; the device performs as a 4-output buffer. One should wait 100 µs after the power supply rails before programming other registers to ensure that this RESET is finished. If the power on reset happens when there is no device clock present, it will function properly, however, the current will change once an input clock is presented.

It is also possible and generally good practice to do a software power on reset by writing RESET=1 in the SPI bus. The RESET bit will self-clear once any other register is written to. The SPI bus can be used to override these states to the desired settings.

Although the device does have an automatic power on reset, it can be impacted by different ramp rates on the different supply pins, especially in the presence of a strong input clock signal.. It is therefore recommended to do a software reset after POR. This can be done by programming RESET=1. The reset bit can be cleared by programming any other register or setting RESET back to zero. Even at maximum allowed SPI bus speed, the software reset event always completes before the subsequent SPI write.

#### 7.3.2 Temperature Sensor

The junction temperature can be read back for purposes such as characterization or to make adjustments based on temperature. Such adjustments might include adjusting CLKOUTx\_PWR to make the output power more stable or using external or digital delays to compensate for changes in propagation delay over temperature.

The junction temperature is typically higher than the ambient temperature due to power dissipation from the outputs and other functions on the device. Equation 1 shows the relationship between the code read back and the junction temperature.

Temperature =  $0.65 \times Code - 351$ 

(1)

Equation 1 is based on a best-fit line created from three devices from slow, nominal, and fast corner lots (9 parts total),. The worst-case variation of the actual temperature from the temperature predicted by the best-fit line was 13°C, which works out to 20 codes.


#### 7.3.3 Clock Outputs

This device has four main output clocks which share a common frequency. This does not include the additional lower frequency LOGICLK output.

#### 7.3.3.1 Clock Output Buffers

The output buffers have a format that is open collector with an integrated pullup resistor, similar to CML.





#### Figure 7-2. CLKOUT Output Buffer

The output buffers can be enabled with CLKOUTx\_EN bits. In addition to this, their output power can be individually set with the CLKOUTx\_PWR field. However, these fields only control the output buffer, not the internal channel path that drives this buffer, the SYSREF generator, or the SYSREF output. To power down the entire path, disable the CHx\_EN bit.

CHx_EN	INTERNAL CHANNEL PATH	CLKOUTx_EN	CLKOUTx_PWR	OUTPUT BUFFER
0	Powered Down	Don't Care	Don't Care	Powered Down
		0	Don't Care	Powered Down
	Powered Up	1	0	Minimum
1			1	
			7	Maximum

#### Table 7-2. Clock Output Power

#### 7.3.3.2 Clock MUX

The four main clocks must be the same frequency, but this frequency can be bypassed, multiplied, or divided. This is determined by the CLK\_MUX word.

Table 7-3. Clock MUX					
CLK_MUX	OPTION	VALUES SUPPORTED			
0	Buffer Mode	÷1 (bypass)			
1	Divider Mode	÷2, 3, 4, 5, 6, 7, and 8			
2	Multiplier Mode	x1 (filter mode), x2, x3, x4			

#### 7.3.3.3 Clock Divider

Setting the CLK\_MUX to Divided allows a divide value of 2, 3, 4, 5, 6, 7, and 8. This is set by the CLK\_DIV word. When using the clock divider, any change to the input frequency requires the CLK\_DIV\_RST bit to be toggled from 1 to 0.

CLK_DIV	K_DIV DIVIDE				
0	Reserved	n/a			
1	2	50%			
2	3	33%			

#### Table 7-4. Clock Divider



CLK_DIV	DIVIDE	DUTY CYCLE
3	4	50%
4	5	40%
5	6	50%
6	7	43%
7	8	50%

### Table 7-4. Clock Divider (continued)

#### 7.3.3.4 Clock Multiplier and Filter Modes

#### **General Information about the Clock Multiplier**

The clock multiplier is can be used to multiply up the input clock frequency by a factor of x1, x2, x3, or x4. The multiply value is set by the CLK\_MULT field. As the multiplier is PLL-based and includes an integrated VCO, it has a state machine clock, requires calibration, has a lock detect feature, and can be used as a tunable filter. Note that if the multiplier is not being used, there is no need for the state machine clock or the lock detect feature.

#### State Machine Clock for the Clock Multiplier

The state machine clock frequency  $f_{SMCLK}$ , is derived by dividing down the input clock frequency by a programmed divider value. The state machine clock is also necessary for the multiplier calibration and lock detect. If there are concerns about the state machine clock creating spurs, then it can be shut off provided that the multiplier calibration is not running and the lock detect feature is not being used.

#### Calibration for the Clock Multiplier

For optimal phase noise, the VCO in the multiplier divides up the frequency range into many different bands and cores and has optimized amplitude settings for each one of these. For this reason, upon initial use, or whenever the frequency is changed, a calibration routine needs to be run in order to determine the correct core, frequency band, and amplitude setting. Calibration is performed by programming the R0 register with a valid input signal. Increasing the speed of the state machine clock speeds up the multiplier calibration time. To ensure reliable multiplier calibration, the state machine clock frequency needs to be at least twice the SPI write speed, but no more than 30 MHz. Whenever the CLK\_MUX mode is changed or the multiplier is calibrated for the first time, the calibration time will be substantially longer, on the order of 5 ms.

#### Using the x1 Clock Multiplier as a Filter

As the multiplier is PLL based, it acts as a programmable filter that attenuates noise, spurs, harmonics, and sub-harmonics that are outside the PLL loop bandwidth (about 10 MHz). In some situations, one may want to filter the clock without multiplying this up. Filter mode (x1 multiplier) allows one to use the clock multiplier as a tunable filter with 10 MHz bandwidth that has lower additive noise than the higher multiply values. In this filter mode, spurs of lower offsets tend to get amplified by the multiplier, so it is typically most effective for spurs that are 100 MHz or farther offset from the carrier where the multiplier PLL loop filter is able to roll these spurs off. Note that filter mode is different than buffer mode in that it filters the input frequency, but adds more close in phase noise.

#### Lock Detect for the Clock Multiplier

The lock detect status of the multiplier can be read back through the rb\_LD field or from the MUXOUT pin. The state machine clock must be running for the lock detect to work properly. Lock detect is not supported in x1 (filter) mode.

#### Copyright © 2022 Texas Instruments Incorporated



#### 7.3.3.4.1 State Machine Clock

If not using the clock multiplier, the state machine clock should be disabled by setting SMCLK\_EN=0 to minimize crosstalk and spurs. However, when using the clock multiplier, the state machine clock is required to run the calibration engine when the frequency is changed and also used to have the lock detect continuously monitor if the PLL-based clock multiplier is in lock. The state machine clock must be less than 30 MHz. Consult the register map document for more details.

#### 7.3.4 LOGICLK Output

The LOGICLK output can be used to drive devices using lower frequency clocks, such as FPGAs. It has programmable output format and a corresponding SYSREF output.

#### 7.3.4.1 LOGICLK Output Format

The LOGICLK output format can be programmed to LVDS, LVPECL, and CML modes. Depending on the format, the common mode may be programmable or external components may be required (see Table 7-5).

LOGICLKOUT_FMT	FORMAT	EXTERNAL COMPONENTS REQUIRED	OUTPUT LEVEL	COMMON MODE		
0	LVDS	None	Fixed	Programmable through LOGICLKOUT_VCM		
1	LVPECL	Emitter Resistors	Fixed	Not programmable		
2	CML	Pullup Resistors 50 $\Omega$ to V <sub>CC</sub>	Programmable through LOGICLKOUT_PWR	Not programmable		
3			Invalid			

#### Table 7-5. LOGICLK Formats and Properties

#### 7.3.4.2 LOGICLK\_DIV\_PRE and LOGICLK\_DIV Dividers

The LOGICLK\_DIV\_PRE divider and LOGICLK\_DIV dividers are used for the LOGICLK output. The LOGICLK\_DIV\_PRE divider is necessary to divide the frequency down to ensure that the input to the LOGICLK\_DIV divider is 3.2 GHz or less. When LOGICLK\_DIV is not even and not bypassed, the duty cycle will not be 50%. Both the LOGICLK dividers are synchronized by the SYNC feature, which allows synchronization across multiple devices.

f <sub>CLKIN</sub> (MHz)	LOGICLK_DIV_PRE	LOGICLK_DIV	TOTAL DIVIDE RANGE			
f <sub>CLKIN</sub> ≤ 3.2 GHz	÷1,2,4	÷1,2 ,3 ,1023	[1, 2,1023] [2, 4, 2046] [4, 8, 4092]			
3.2 GHz < f <sub>CLKIN</sub> ≤ 6.4 GHz	÷2,4	÷1, 2 ,3 ,1023	[4, 2046] [4, 8, 4092]			
f <sub>CLKIN</sub> > 6.4 GHz	÷4	1, 2, 3 ,1023	[8, 4092]			

#### Table 7-6. Minimum N-Divider Restrictions

#### 7.3.5 SYSREF

SYSREF allows a low frequency JESD204B/C compliant signal to be produced that is reclocked to a main or LOGICLK output. The delays between the CLKOUT and SYSREF outputs are adjustable with software. The SYSREF output can be configured as a generator using the internal SYSREF divider, or as a repeater duplicating the signal on the SYSREFREQ pins. The SYSREF generator for both the main clocks and the LOGICLK output are the same.

#### 7.3.5.1 SYSREF Output Buffers

#### 7.3.5.1.1 SYSREF Output Buffers for Main Clocks (SYSREFOUT)

The SYSREF outputs within the clock output channels have the same output buffer structure as the clock output buffer, with the addition of circuitry to adjust the common-mode voltage. The SYSREF outputs are CML outputs with a common-mode voltage that can be adjusted with the SYSREFOUTx\_VCM field, and the output level that can be programmed with the SYSREFOUTx\_PWR field. This is to allow DC coupling. Note that the



CLKOUT outputs do not have adjustable common-mode voltage and must be AC coupled; this is for optimal noise performance.




Figure 7-3. SYSREF Output Buffer

The common-mode voltage and output power are interrelated and can be simulated assuming a  $100-\Omega$  differential load and no DC path to ground. The common mode voltage and output are interrelated as shown in Table 7-7. Realize that for reasons of long-term reliability reasons it is required that  $V_{CM} - V_{OD}/2 \ge 0.5 \text{ V}$ .

LMX1204
SNAS800A - JULY 2021 - REVISED AUGUST 2022



Table	7-7. Single-Ended Voltage (	V <sub>OD</sub> ) and Common Mode	e Voltage (V <sub>CM</sub> )	
SYSREFOUT_PWR	Check: V <sub>CM</sub> - V <sub>OL</sub> /2 ≥ 0.5 V. ?	SYSREFOUT_VCM	V <sub>OD</sub>	V <sub>CM</sub>
		0	0.22	1.22
		1	0.22	1.34
		2	0.22	1.48
0		3	0.22	1.63
0		4	0.22	1.77
		5	0.23	1.91
		6	0.23	2.06
		7	0.23	2.20
		0	0.27	0.94
		1	0.27	1.08
		2	0.27	1.25
1	Valid State	3	0.27	1.44
1	vallu State	4	0.28	1.61
		5	0.28	1.78
		6	0.28	1.96
		7	0.29	2.13
		0	0.32	0.70
		1	0.32	0.83
		2	0.32	1.03
		3	0.33	1.25
2		4	0.33	1.45
		5	0.33	1.64
		6	0.34	1.86
		7	0.34	2.06
		0	0.36	0.55
	Invalid State	1	0.37	0.66
		2	0.37	0.82
		3	0.38	1.07
3		4	0.38	1.30
	Valid State	5	0.38	1.52
		6	0.39	1.77
		7	0.39	2.00
		0	0.40	0.44
	Invalid State	1	0.41	0.53
		2	0.42	0.68
		3	0.42	0.89
4		4	0.43	1.15
	Valid State	5	0.44	1.39
		6	0.44	1.67
		7	0.45	1.93

## Table 7-7. Single-Ended Voltage (V<sub>OD</sub>) and Common Mode Voltage (V<sub>CM</sub>)



SYSREFOUT_PWR	Check: V <sub>CM</sub> - V <sub>OL</sub> /2 ≥ 0.5 V. ?	SYSREFOUT_VCM	V <sub>OD</sub>	V <sub>CM</sub>
		0	0.41	0.40
	Invalid State	1	0.44	0.45
		2	0.46	0.57
5		3	0.47	0.76
5		4	0.48	1.00
	Valid State	5	0.49	1.27
		6	0.49	1.58
		7	0.50	1.87
		0	0.42	0.38
	Invalid State	1	0.45	0.42
		2	0.50	0.49
0		3	0.52	0.66
6		4	0.53	0.86
		5	0.54	1.15
	Valid State	6	0.54	1.49
		7	0.55	1.81
	Invalid State	0	0.42	0.36
		1	0.46	0.40
		2	0.51	0.45
7		3	0.56	0.58
1		4	0.57	0.77
		5	0.58	1.03
	Valid State	6	0.60	1.40
		7	0.61	1.75

### Table 7-7. Single-Ended Voltage (V<sub>OD</sub>) and Common Mode Voltage (V<sub>CM</sub>) (continued)

#### 7.3.5.1.2 SYSREF Output Buffer for LOGICLK

The LOGISYSREFOUT output supports the three formats of LVDS, LVPECL, and CML. The LOGISYSREFOUT\_EN enables the output buffer and LOGISYSREF\_FMT sets the format. LVDS mode allows programmable common mode, LVPECL and CML require external components, and CML allows programmable output power (see Table 7-8).

Table 7-8. LOGISYSREFOUT Output Buffer Configuration

LOGISYSREFOUT_E N	LOGISYSREF_FMT	LOGISYSREF FORMAT	EXTERNAL TERMINIATION REQUIRED	OUTPUT POWER	OUTPUT COMMON MODE
0			Powered Down		
	0	LVDS	None	Fixed	Programmable with LOGISYSREF_VCM
	1	LVPECL	Emitter Resistors	Fixed	Fixed
1	2	CML	Pullup resistors 50 $\Omega$ to V <sub>CC</sub>	Controlled by LOGISYSREF_PWR	LOGISYSREF_VCM has no impact, but this changes with LOGISYSREF_PWR.
	3		Rese	erved	


#### 7.3.5.2 SYSREF Frequency and Delay Generation

The SYSREF circuitry can produce an output signal that is synchronized to f<sub>CLKIN</sub>. This output can be a single pulse, series of pulses, or a continuous stream of pulses. In generator mode, the SYSREF\_DIV\_PRE and



SYSREF\_DIV values are used to divide the CLKIN frequency to a lower frequency that is reclocked to the output. In repeater mode, this signal is instead input at the SYSREFREQ pins. For each of the outputs, there is an independent delay control.

Table 7-9. SYSREF Modes		
SYSREF_MODE	DESCRIPTION	
0	Generator Mode (Continuous) Internal generator creates a continuous stream of SYSREF pulses. The SYSREFREQ pins or the SYSREFREQ_SPI field can be used to gate the SYSREF divider from the channels for improved noise isolation without disrupting the synchronization of the SYSREF dividers. The SYSREFREQ pins or the SYSREFREQ_SPI field must be high for a SYSREF output to come out.	
1	Generator Mode (Pulser) Internal generator generates a burst of 1 - 16 pulses that is set by SYSREF_PULSE_COUNT that occurs after a rising edge on the SYSREFREQ pins	
2	Repeater Mode           SYSREFREQ pins are reclocked to clock outputs and then delayed in accordance to the           SYSREF_DELAY_BYPASS field before being sent to the SYSREFOUT outputs.	






Figure 7-4. SYSREF Generator Diagram

For the frequency of the SYSREF output in generator mode, the SYSREF\_DIV\_PRE divider is necessary to ensure that the input of the SYSREF\_DIV divider is not more than 3.2 GHz.

Table 7 40 OVODEE DIV DDE Catur

Table 7-10. SYSREF_DIV_PRE Setup				
f <sub>CLKIN</sub>	SYSREF_DIV_PRE	TOTAL SYSREF DIVIDE RANGE		
3.2 GHz or Less	÷1, 2, or 4	÷2,3,4,16380		
3.2 GHz < f <sub>CLKIN</sub> ≤ 6.4 GHz	÷2 or 4	÷4,6,8, 16380		
f <sub>CLKIN</sub> > 6.4 GHz	÷4	÷8,12,16, 16380		

For the delay, the input clock frequency is divided by SYSREF\_DELAY\_DIV to generate f<sub>INTERPOLATOR</sub>. This has a restricted range as shown in Table 7-11. Note also that when SYSREF\_DELAY\_BYPASS=0 or 2 (delaygen engaged for generator mode), and SYSREF\_MODE = 0 or 1 (a generator mode) the SYSREF output frequency must be a multiple of the phase interpolator frequency.

 $f_{INTERPOLATOR} % f_{SYSREF} = 0.$ 

Table 7-11. STSREF Delay Setup			
f <sub>CLKIN</sub>	SYSREF_DELAY_DIV	SYSREFx_DELAY_SCALE	<b>f</b> INTERPOLATOR
6.4 GHz < $f_{CLKIN} \le 12.8$ GHz	16	0	0.4 to 0.8 GHz
3.2 GHz < f <sub>CLKIN</sub> ≤ 6.4 GHz	8	0	0.4 to 0.8 GHz
1.6 GHz < f <sub>CLKIN</sub> ≤ 3.2 GHz	4	0	0.4 to 0.8 GHz
0.8 GHz < f <sub>CLKIN</sub> ≤1.6 GHz	2	0	0.4 to 0.8 GHz
0.4 GHz < f <sub>CLKIN</sub> ≤ 0.8 GHz	2	1	0.2 to 0.4 GHz

#### Table 7-11. SYSREF Delay Setup

(3)

#### Table 7-11. SYSREF Delay Setup (continued)

f <sub>CLKIN</sub>	SYSREF_DELAY_DIV	SYSREFx_DELAY_SCALE	<b>f</b> INTERPOLATOR
$0.3 \text{ GHz} < f_{\text{CLKIN}} \le 0.4 \text{ GHz}$	2	2	0.15 to 0.2 GHz

The maximum delay is equal to the phase interpolator period and there are 4x127 = 508 different delay steps. Use Equation 2 to calculate the size of each step.

 $DelayStepSize = 1/(f_{INTERPOLATOR} \times 508) = SYSREF_DELAY_DIV/(f_{CLKIN} \times 508)$ (2)

Use Equation 3 to calculate the total delay.

TotalDelay=DelayStepSize × StepNumber

Table 7-12 shows the number of steps for each delay.

Table 7-12.	Calculation	of Ste	pNumber
-------------	-------------	--------	---------

SYSREFx_DELAY_PHASE	STEPNUMBER
3	127 - SYSREFx_DELAY_I
2	254 - SYSREFx_DELAY_Q
0	381 - SYSREFx_DELAY_I
1	508 - SYSREFx_DELAY_Q

The SYSREF\_DELAY\_BYPASS field selects between the delay generator output and the repeater mode bypass signal. When SYSREF\_MODE is set to continuous or pulser mode, TI recommends to set SYSREF\_DELAY\_BYPASS to generator mode. If SYSREF\_MODE is set to repeater mode, TI recommends to set SYSREF\_DELAY\_BYPASS to bypass mode.

#### 7.3.5.3 SYSREFREQ pins and SYSREFREQ\_SPI Field

The SYSREFREQ pins are multipurpose and can be used for SYNC, SYSREF requests, and SYSREF Windowing. These pins can be DC or AC coupled and have dual  $50-\Omega$ , single-ended termination with programmable common-mode support.

In addition to these pins, the SYSREFREQ\_SPI field can be set to 1 to emulate the same effect as forcing these pins high, simplifying hardware in some cases.

#### 7.3.5.3.1 SYSREFREQ Pins Common-Mode Voltage

The SYSREFREQ\_P and SYSREFREQ\_N pins can be driven either AC or DC coupled. When driven AC coupled, the common-mode voltage can be adjusted with the SRREQ\_VCM bit.

SRREQ_VCM	COMMON-MODE VOLTAGE	
0	1.3 V AC-coupled	
1	1.1 V AC-coupled	
2	1.5 V AC-coupled	
3	No Bias (DC Coupled)	

#### 7.3.5.3.2 SYSREFREQ Pin Windowing Feature

The SYSREF windowing can be used to internally calibrate the timing between the SYSREFREQ and CLKIN pins in order to optimize setup and hold timing and trim out any mismatches between SYSREFREQ and CLKIN paths. This feature requires that the timing from the SYSREFREQ rising edge to the CLKIN rising edge is consistent. The timing from the SYSREFREQ rising edge to the CLKIN rising edges can be tracked with the rb\_CLKPOS field. Once the timing to the rising edge of the CLKIN pin is found, then the SYSREFREQ rising edge can be internally adjusted with the SYSREFREQ\_DELAY\_STEP and SYSREF\_DELAY\_STEPSIZE fields to optimize setup/hold times.






Figure 7-5. SYSREFREQ Internal Timing Adjustment

#### **General Procedure**

- While programming the windowing feature for the first time, SYSREFREQ needs to be low.
- Set CLKPOS\_CAPTURE\_EN=1
- Set SYSREFREQ\_DELAY\_STEPSIZE according to Table 7-14. If the input frequency is at the boundary of two possible settings, it is recommended to choose the lowest one for optimal temperature stability.
- Program SYSREFREQ\_CLR=1 and then SYSREFREQ\_CLR=0
- Send a rising edge to the SYSREFREQ pin(s)
- Read back position with rb\_CLKPOS field to determine timing from the SYSREFREQ rising edge to the next CLKIN rising edge. The number of 0's between the LSB '1' bit and the first series of '11' can be multiplied by the delay determined by SYSREFREQ\_DELAY\_STEPSIZE to determine the approximate timing to the first rising clock edge.
- Program SYSREFREQ\_DELAY\_STEP field in delay steps to maximize margin between left and right rising edges of CLKIN

INPUT FREQUENCY	RECOMMENDED SYSREFREQ_DELAY_STEPSIZE	DELAY (ps)	
$1.4$ GHz < $f_{CLKIN} \le 2.7$ GHz	0	28	
2.4 GHz < f <sub>CLKIN</sub> ≤ 4.7 GHz	1	15	
3.1 GHz < f <sub>CLKIN</sub> ≤ 5.7 GHz	2	11	
f <sub>CLKIN</sub> ≥ 4.5 GHz	3	8	

#### Table 7-14. SYSREFREQ\_DELAY\_STEPSIZE

#### For glitch-free output

- Keep the same state for the SYSREFREQ pin when switching from request mode to windowing mode and back to request mode. For example, if the SYSREFREQ pin is high (or low) when windowing mode starts, make sure the pin state is high (or low) again after windowing mode ends before programing CLKPOS\_CAPTURE\_EN.
- The SYSREFREQ pin must be set low when switching from or to SYNC mode.

#### Other pointers with SYSREF windowing

- The SYSREFREQ pins need to be held high for a minimum time of 3/f<sub>CLKIN</sub> + 1.6 ns and only after this time rb\_CLKPOS field is valid.
- If the user infers multiple valid SYSREFREQ\_DELAY\_STEP values from rb\_CLKPOS registers to avoid setup-hold violations, choosing the lowest valid SYSREFREQ\_DELAY\_STEP is recommended to minimize variation over temperature.



#### If using SYNC feature

- Only one SYSREFREQ pin rising edge is permitted per 75 input clock cycles
- SYSREFREQ has to stay high for >6 clock cycles

#### 7.3.5.4 SYNC Feature

The SYNC feature allows the user to synchronize the CLK\_DIV, LOGICLK\_DIV, LOGICLK\_DIV\_PRE, SYSREF\_DIV, SYSREF\_DIV\_PRE, and SYSREF\_DELAY\_DIV dividers so that the phase offset can be made consistent between power cycles. This allows multiple devices to be synchronized. This synchronization dividers can only be done through the SYSREFREQ pin, not the software.

#### 7.4 Device Functional Modes

Table 7-15 shows the different modes for the device. The CLK\_MUX field allows the user to configure the device as a buffer, divider, or multiplier. The SYSREF can also be enabled as well for applications that need this feature.

CLK_MUX	CLK_MULT	SYSREF_EN	FUNCTIONAL MODE
1	×	0	Buffer
	x	1	Buffer w/SYSREF
2		0	Divider
2	X	1	Divider w/SYSREF
	1 - 2,3,4 -	0	Filter
3		1	Filter w/SYSREF
5		0	Multiplier
		1	Multiplier w/SYSREF

#### Table 7-15. Device Configurations



## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Applications Information

#### 8.1.1 Current Consumption

The current consumption varies as a function of the setup condition. By adding up all the block currents shown in Table 8-1, a reasonable estimate of the current for any setup condition can be obtained.

BI	.OCK	CONDITION (s)		CURRENT (mA)
BEOOK		CLK MUX = Buffer Mode		
Device Core		-		294
		CLK_MUX = Divide Mode		
		CLK_MUX = Multiply Mode	SMCLK_EN=0	540
			SMCLK_EN=1	560
	Core	SYSREF_EN=1		80
SYSREF	Delay Generator	Generator Mode (SYSREF_MO	,	53
SYNC	,	Repeater Mode (SYSREF_MOD	,	40
Windowing	Windowing Circuitry	Windowing Circuitry	SYSREF_MODE=0,1	113
		(CLKPOS_CAPTURE_EN=1)	SYSREF_MODE=2	0
	SYSREF Pulser	SYSREF_MODE=1		7
		SYSREF_EN=0		25
CLKOUT (Per active clock	Core		Delay Not Used	30
channel)		SYSREF_EN = 1	Delay Used	40
endinitely	Output Buffer	CHx_EN = CLKOUTx_EN=1		4+6*CLKOUTx_PWR
	Core	SYSREFOUT_EN = CHx_EN = 1		74 + SYSREFOUTx_PWR*5
SYSREFOUT	Output Buffer	SYSREFOUT_EN = CHx_EN = 1 (SYSREFOUTx_PWR and SYSREFOUTx_VCM can interact which would make the output buffer current lower than the formula predicts in some cases)		2*SYSREFOUTx_PWR + 2*SYSREFOUTx_VCM
	Core		SYSREF_EN=0	49
			SYSREF_EN=1	59
LOGICLKOUT	Output Buffer	LOGIC_EN=1 LOGICLKOUT EN=1	CML(R <sub>P</sub> =50Ω)	16+1*LOGICLKOUT_PWR
			LVDS	12
			LVPECL	30
	Core	LOGIC_EN=1 LOGISYSREFOUT_EN=1	SYSREF EN=0	0
			 SYSREF_EN=1	55
LOGISYSREFOUT			 CML(R <sub>P</sub> =50Ω)	16+1*LOGICLKOUT PWR
	Output Buffer	LOGIC_EN=1	LVDS	12
	- F	LOGISYSREFOUT_EN=1	LVPECL	30

### Table 8-1. Current Consumption per Block

If all the output clocks, LOGICLK, multiplier, and multiplier are all enabled, it is possible for this device to consume a significant amount of current. In order to mitigate this, It is recommended to turn off the SYSREF output buffers when not actively sending SYSREF pulses to conserve current.



#### 8.1.2 Treatment of Unused Pins


In many cases, not all pins will be needed. Table 8-2 gives recommendation on handling of these unused pins.

Table 0-2: Treatment of Onused of Faritary Osed Fins		
PIN(S)	TREATMENT	
All Vcc Pins	These pins must always be connected to the supply. If the block that this powers (as implied by the pin name) is not used, then the bypassing can be minimized or eliminated.	
SYSREFREQ	If driving single-ended, the complimentary input should have a AC-coupling capacitor and 50 $\Omega$ to ground. If using continuous SYSREF Generator mode, these pins can be either used to turn the output buffers on and off or they can be left floating. If left floating, use SRREQ_SPI to control the output gating. If not using SYSREF at all, pins can be left open.	
CLKIN Complementary Input	If driving single-ended, the complementary input should have a AC-coupling capacitor and 50 $\Omega$ to ground.	
BIAS01 and BIAS23	These pins can be left open if multiplier is not used.	
CLKOUT SYSREFOUT LOGICLKOUT LOGISYSREFOUT	These pins can be left open if not used.	

#### Table 8-2. Treatment of Unused or Partially Used Pins

### 8.2 Typical Application

For this application, the additive noise impact of using the LMX1204 as a x2 multiplier is exported when added to the LMX2820 3-GHz output clock. This particular setup used a single-ended clock to drive the LMX1204 for the sake of simplicity of hooking up two EVMs together, but driving it differentially is generally recommended.





#### 8.2.1 Design Requirements

Table 8-3 shows the design parameters for this example.

If not all outputs or SYSREF are used, TI recommends to compress the layout to minimize trace lengths, especially that of the input trace.

PARAMETER VALUE								
FARAINETER	VALUE							
LMX2820 Input Frequency	100 MHz							
LMX2820 Output Frequency	3 GHz							
LMX1204 Input Clock Frequency	3 GHz							
LMX1204 Output Clock Frequency	6 GHz							
Multiplier Value	x2							

#### Table 8-3. Design Parameters



#### 8.2.2 Detailed Design Procedure

In this example, a 3-GHz input clock is being multiplied up to a 6-GHz input clock. The external components do not change that much based on internal configuration. The TICS Pro software is very useful in calculating the necessary register values and configuring the device.




Figure 8-2. LMX1204 TICS Pro Setup



#### 8.2.3 Application Curve

In Figure 8-3, the total plot is the sum of the noise of the LMX1204 multiplier noise and the LMX2820 3-GHz output (scaled to 6 GHz by adding 6 dB). Note that the LMX1204 does increase the phase noise in the 1-MHz to 20-MHz range, but beyond 20 MHz, the input multiplier actually filters the output noise floor.




Figure 8-3. Multiplier Output Frequency

#### 8.3 Power Supply Recommendations

This devices uses a 2.5-V supply for the whole device. A direct connection to a switching power supply will likely result in unwanted spurs at the output. Bypassing can be done individually at all the power pins. TI recommends placing smaller capacitors with higher frequency of minimum impedance on the same layer as the device, as close to the pins as possible. Since the frequencies of nearly all signals in the device are 100 MHz or greater, larger value bypass capacitors with low frequency of minimum impedance are only used for internal LDO stability, and their distance to the device (and the loop inductance of the bypass path) can be larger. The supply pins for the clocks and the LOGICLK should be isolated with a small resistor or ferrite bead if both are being used simultaneously. See the *Pin Configuration and Functions* section for additional recommendations for each pin.

#### Note

This device has minimal PSRR due to the low operating voltage and internal filtering by LDOs; it is important that this device is connected to a low noise supply that does not have excessive spurious noise.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

- If using an output single-ended, terminate the complementary side so that the impedance as seen looking out from this is similar to side that is used.
- GND pins on the outer perimeter of the package may be routed on the package back to the DAP.
- Minimize the length of the CLKIN trace for optimal phase noise. Poor matching may degrade the noise floor.
- Ensure the DAP on device is well-grounded with many vias.
- Use a low loss dielectric material, such as Rogers 4350B, for optimal output power.
- Be aware that if all the outputs and SYSREF are operating, the current consumption may be high enough to exceed the recommended internal junction temperature of 125°C; a heat sink may be necessary.



#### 8.4.2 Layout Example




Figure 8-4. Layout Example



## 9 Device and Documentation Support

### 9.1 Device Support

TI offers an extensive line of development tools and software to simulate the device performance and program the device.

TOOL	ТҮРЕ	DESCRIPTION
PLLatinum <sup>™</sup> Sim	Software	Simulates phase noise in all modes and filter transfer function in multiplier mode.
TICS Pro	Software	Programs the device with a user-friendly GUI with interactive feedback and hex register export.
Register Map Description	Document	Detailed description of all registers.

#### Table 9-1. Development Tools and Software

#### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

PLLatinum<sup>M</sup> and TI E2E<sup>M</sup> are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

#### 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 10 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGE OUTLINE**

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

www.ti.com




## **EXAMPLE BOARD LAYOUT**

## RHA0040C

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.


www.ti.com



## **EXAMPLE STENCIL DESIGN**

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PLMX1204RHAT	ACTIVE	VQFN	RHA	40	250	TBD	Call TI	Call TI	-40 to 85		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **RHA 40**


6 x 6, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.








# **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).


5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated