

[Sample &](http://www.ti.com/product/LP8754?dcmp=dsproject&hqs=sandbuy&#samplebuy) Buy



**[LP8754](http://www.ti.com/product/lp8754?qgpn=lp8754)**

SNVS861A –FEBRUARY 2014–REVISED AUGUST 2014

# **LP8754 Multi-Phase Six-Core Step-Down Converter**

**Technical** [Documents](http://www.ti.com/product/LP8754?dcmp=dsproject&hqs=td&#doctype2)

- <span id="page-0-1"></span>Six High-Efficiency Step-Down DC/DC Converter
	-
	-
	-
	- Programmable Overcurrent Protection (OCP)<br>– Auto PWM/PFM and Forced-PWM Operations
	-
	-
	-
	-
	- $-V_{\text{OUT}}$  Range = 0.6 V to 1.67 V the output voltage.
- I<sup>2</sup>C-Compatible Interface which Supports Standard
- Four Selectable <sup>2</sup>C Addresses
- 
- 
- 
- Overtemperature Protection (OTP) and the inrush current.
- Undervoltage Lock-out (UVLO) **Device Information[\(1\)](#page-0-0)**

## <span id="page-0-2"></span>**PART NUMBER PACKAGE BODY SIZE (MAX) 2 Applications**

- Smart Phones, eBooks and Tablets
- <span id="page-0-0"></span>GSM, GPRS, EDGE, LTE, CDMA and WCDMA **Handsets**
- 

## **1 Features 3 Description**

Tools & **[Software](http://www.ti.com/product/LP8754?dcmp=dsproject&hqs=sw&#desKit)** 

The LP8754 is designed to meet the power management requirements of the latest applications Cores: processors in mobile phones and similar portable Max Output Current 10 A applications. The device contains six step-down – Cores Bundled to a 6-Phase Converter DC/DC converter cores, which are bundled together Load Current Reporting The Load Current Reporting The device is fully controlled by a Dynamic Voltage Scaling (DVS) interface or an  $l^2C$ -compatible serial interface.

Support & **[Community](http://www.ti.com/product/LP8754?dcmp=dsproject&hqs=support&#community)** 

Frate PWM/PFM operation together with the<br>and Automatic Low Power-Mode Setting and Automatic Low Power-Mode Setting<br>Automatic phase adding/shedding automatic phase and automatic phase and automatic Phase The efficiency over a wide output current range. The – Remote Differential Feedback Voltage Sensing LP8754 supports remote differential voltage sensing to compensate IR drop between the regulator output – Output Voltage Ramp Control and the point-of-load thus improving the accuracy of

The protection features include short-circuit<br>(100 kHz), Fast (400 kHz), and High-Speed (3.4<br>MHz) Modes<br>MHz) Modes Several error flags are provided for status information • Interrupt Function with Programmable Masking of the IC. In addition,  $1^2C$  read-back includes total load current and load current for each buck core: The Protection (OVP)<br>
Protection (OVP)<br>
LP8754 has the ability to sense current being<br>
delivered to the load without the addition of current<br>
Spread Spectrum and Phase Control for EMI<br>
sense resistors. During start-up, the dev sense resistors. During start-up, the device controls Reduction **the output voltage slew rate to minimize overshoot** 



(1) For all available packages, see the orderable addendum at

## **Efficiency vs. Load Current** • Gaming Devices



# **Table of Contents**





# <span id="page-1-0"></span>**4 Revision History**





## <span id="page-2-0"></span>**5 Pin Configuration and Functions**



**Pin Functions**



Copyright © 2014, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNVS861A&partnum=LP8754) Feedback* 3

Texas<br>Instruments

## **Pin Functions (continued)**





## <span id="page-4-0"></span>**6 Specifications**

## <span id="page-4-1"></span>**6.1 Absolute Maximum Ratings (1)(2)**

over operating free-air temperature range (unless otherwise noted)



(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values are with respect to network ground pin.

(3) For detailed soldering specifications and information, please refer to [Application](http://www.ti.com/lit/pdf/SNVS009) Note 1112: DSBGA Wafer-Level Chip-Scale Package (AN-1112).

## <span id="page-4-2"></span>**6.2 Handling Ratings**



(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.

(2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## <span id="page-4-3"></span>**6.3 Recommended Operating Conditions (1)**

over operating free-air temperature range (unless otherwise noted)



(1) All voltage values are with respect to network ground pin.

## <span id="page-5-0"></span>**6.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

## <span id="page-5-1"></span>**6.5 General Electrical Characteristics(1)(2)**

Limits apply over the full ambient temperature range -40°C  $\leq T_A \leq 85$ °C, V<sub>VDDA5V</sub> = V<sub>VINBXX</sub> = 3.7 V, V<sub>VIOSYS</sub> = V<sub>NRST</sub> = 1.8 V,  $V_{OUT} = 1.1 V$ , (unless otherwise noted).



(1) All voltage values are with respect to network ground pin.

(2) Minimum (Min) and Maximum (Max) limits are specified by design, test, or statistical analysis. Typical (Typ.) numbers are not ensured, but do represent the most likely norm.

(3) Maximum capacitance of SCLSYS or SDASYS line is 8 pF, if ADDR pin is connected to line for serial bus address selection.



## **General Electrical Characteristics[\(1\)\(2\)](#page-6-1) (continued)**

Limits apply over the full ambient temperature range -40°C  $\leq T_A \leq 85$ °C, V<sub>VDDA5V</sub> = V<sub>VINBXX</sub> = 3.7 V, V<sub>VIOSYS</sub> = V<sub>NRST</sub> = 1.8 V,  $V_{OUT} = 1.1 V$ , (unless otherwise noted).



### <span id="page-6-1"></span><span id="page-6-0"></span>**6.6 6-Phase Buck Electrical Characteristics**

Limits apply over the full ambient temperature range -40°C  $\leq T_A \leq 85$ °C, V<sub>VDDA5V</sub> = V<sub>VINBXX</sub> = 3.7 V, V<sub>VIOSYS</sub> = V<sub>NRST</sub> = 1.8 V,  $V_{\text{OUT}} = 1.1 \text{ V}$ , (unless otherwise noted).



(1) Due to the nature of the converter operating in PFM mode/Low-Power Mode, the Feedback Voltage accuracy specification is for the lower point of the ripple. Thus the converter will position the average output voltage typically slightly above the nominal PWM-mode output voltage.

(2) The power switches in the LP8754 are designed to operate continuously with currents up to the switch current limit thresholds. However, when continuously operating at high current levels there will be significant heat generated within the IC and thus sustained total DC current which the device can support is typically limited by thermal constraints. Thermal issues will become extremely important when designing PCB and the thermal environment of the LP8754. PCB with high thermal efficiency is required to ensure the junction temperature is kept below 125°C. Completing thermal analyses in early stages of the product design process is highly recommended to predict thermal performance at board level. Under high current load conditions the serial bus master device must monitor the temperature of the converter using the Thermal warning feature, see *Protection Features [Characteristics](#page-9-0)*. If the 2nd thermal warning is triggered at 120°C, the application must quickly decrease the load current to keep the converter within its recommended operating temperature.

## **6-Phase Buck Electrical Characteristics (continued)**

Limits apply over the full ambient temperature range -40°C  $\leq T_A \leq 85$ °C, V<sub>VDDA5V</sub> = V<sub>VINBXX</sub> = 3.7 V, V<sub>VIOSYS</sub> = V<sub>NRST</sub> = 1.8 V,  $V_{\text{OUT}} = 1.1$  V, (unless otherwise noted).



(3) Datasheet min/max specification limits are specified by design.

## <span id="page-7-0"></span>**6.7 6-Phase Buck System Characteristics**

Limits apply over the full ambient temperature range -40°C  $\leq T_A \leq 85$ °C, V<sub>VDDA5V</sub> = V<sub>VINBXX</sub> = 3.7 V, V<sub>VIOSYS</sub> = V<sub>NRST</sub> = 1.8 V,  $V_{\text{OUT}} = 1.1$  V, (unless otherwise noted).



(2) The final PFM-to-PWM and PWM-to-PFM switchover current varies slightly and is dependant on the output voltage, input voltage, and the inductor current level. Typical values are measured with typical conditions.

<sup>(1)</sup> In the real application, achievable output voltage ramp profiles are influenced by a number of factors, including the amount of output capacitance, the load current level, the load characteristic (either resistive or constant-current), and the voltage ramp amplitude. Typical values are measured with typical conditions.



#### **6-Phase Buck System Characteristics (continued)**

Limits apply over the full ambient temperature range -40°C  $\leq T_A \leq 85$ °C, V<sub>VDDA5V</sub> = V<sub>VINBXX</sub> = 3.7 V, V<sub>VIOSYS</sub> = V<sub>NRST</sub> = 1.8 V,  $V_{OUT} = 1.1 V$ , (unless otherwise noted).



- (3) The power switches in the LP8754 are designed to operate continuously with currents up to the switch current limit thresholds. However, when continuously operating at high current levels there will be significant heat generated within the IC and thus sustained total DC current which the device can support is typically limited by thermal constraints. Thermal issues will become extremely important when designing PCB and the thermal environment of the LP8754. PCB with high thermal efficiency is required to ensure the junction temperature is kept below 125°C. Completing thermal analyses in early stages of the product design process is highly recommended to predict thermal performance at board level. Under high current load conditions the serial bus master device must monitor the temperature of the converter using the Thermal warning feature, see *Protection Features [Characteristics](#page-9-0)*. If the 2nd thermal warning is triggered at 120°C, the application must quickly decrease the load current to keep the converter within its recommended operating temperature.
- (4) Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics. The performance of the LP8754 device depends greatly on the care taken in designing the Printed Circuit Board (PCB). The use of low inductance and low serial resistance ceramic capacitors is strongly recommended, while proper grounding is crucial. Attention should be given to decoupling the power supplies. Decoupling capacitors must be connected close to the IC and between the power and ground pins to support high peak currents being drawn from System Power Rail during turn-on of the switching MOSFETs. Keep input and output traces as short as possible, because trace inductance, resistance and capacitance can easily become the performance limiting items.

Copyright © 2014, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNVS861A&partnum=LP8754) Feedback* 9

## **6-Phase Buck System Characteristics (continued)**

Limits apply over the full ambient temperature range -40°C  $\leq T_A \leq 85$ °C, V<sub>VDDA5V</sub> = V<sub>VINBXX</sub> = 3.7 V, V<sub>VIOSYS</sub> = V<sub>NRST</sub> = 1.8 V,  $V_{\text{OUT}} = 1.1$  V, (unless otherwise noted).



(5) In addition to these capacitors, at least one higher value capacitor (for example 22 µF) should be placed close to the power pins. Note that cores B0-B1 and B3-B4 do have combined power input pins.

(6) Ripple voltage should be measured at  $C<sub>OUT</sub>$  electrode on a well-designed PCB, using suggested inductors and capacitors and with a high-quality scope probe.

### <span id="page-9-0"></span>**6.8 Protection Features Characteristics**

Limits apply over the full ambient temperature range -40°C  $\leq T_A \leq 85$ °C, V<sub>VDDA5V</sub> = V<sub>VINBXX</sub> = 3.7 V, V<sub>VIOSYS</sub> = V<sub>NRST</sub> = 1.8 V,  $V_{OUT} = 1.1 V$ , (unless otherwise noted).



(1) Undervoltage lock-out (UVLO) and overvoltage protection (OVP) circuits shut down the LP8754 when the system input voltage is outside the desired operating range.

(2) Limits for OVP trigger points apply when  $V_{VIOSYS}$  is high. False OVP alarm may occur, if the input voltage rises close to 5 V while V<sub>VIOSYS</sub> is low.

## **Protection Features Characteristics (continued)**

Limits apply over the full ambient temperature range -40°C  $\leq T_A \leq 85$ °C, V<sub>VDDA5V</sub> = V<sub>VINBXX</sub> = 3.7 V, V<sub>VIOSYS</sub> = V<sub>NRST</sub> = 1.8 V,  $V_{OUT} = 1.1 V$ , (unless otherwise noted).



### <span id="page-10-0"></span>**6.9 I <sup>2</sup>C Serial Bus Timing Parameters**

Serial bus address is selected by the ADDR pin. Connect the pin to GND (addr = 60h), VIOSYS (addr = 61h), SDASYS (addr = 62h), or SCLSYS (addr = 63h). Both of the serial buses share the same address; that is, if addr = 60h is selected for the System bus, the Dynamic Voltage Scaling bus will respond to the same address. Start conditions are used to secure the  $l^2C$ slave address. During the I<sup>2</sup>C bus start condition, it is detected whether the ADDR is connected to SDASYS, SCLSYS, GND, or VIOSYS. The I<sup>2</sup>C host should allow at least 500 µs before sending data to the LP8754 after the rising edge of the VIOSYS line.

These specifications are ensured by design. Limits apply over the full ambient temperature range -40°C ≤ T<sub>A</sub> ≤ 85°C, V<sub>VDDA5V</sub>  $=$  V<sub>VINBXX</sub> = 3.7 V, V<sub>VIOSYS</sub> = V<sub>NRST</sub> = 1.8 V, V<sub>OUT</sub> = 1.1 V, (unless otherwise noted).



(1) Unless otherwise stated, 'SDA' in this paragraph refers to both of the SDASR and SDASYS signals, and respectively 'SCL' refers to SCLSR and SCLSYS signals.

(2)  $C_b$  refers to the capacitance of one bus line.  $C_b$  is expressed in pF units. The specification table provided applies to both of the interfaces; DVS and System interface.

(3) The power-on default setting for the system bus and the DVS bus is High-speed-enabled, there is no handshaking required to initiate High speed.

(4) For bus line loads  $C_b$  between 100 pF and 400 pF the timing parameters must be linearly interpolated.

Copyright © 2014, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SNVS861A&partnum=LP8754) Feedback* 11

## **I <sup>2</sup>C Serial Bus Timing Parameters (continued)**

Serial bus address is selected by the ADDR pin. Connect the pin to GND (addr = 60h), VIOSYS (addr = 61h), SDASYS (addr = 62h), or SCLSYS (addr = 63h). Both of the serial buses share the same address; that is, if addr = 60h is selected for the System bus, the Dynamic Voltage Scaling bus will respond to the same address. Start conditions are used to secure the  $I<sup>2</sup>C$ slave address. During the I<sup>2</sup>C bus start condition, it is detected whether the ADDR is connected to SDASYS, SCLSYS, GND, or VIOSYS. The I<sup>2</sup>C host should allow at least 500 µs before sending data to the LP8754 after the rising edge of the VIOSYS line.

These specifications are ensured by design. Limits apply over the full ambient temperature range -40°C ≤ T<sub>A</sub> ≤ 85°C, V<sub>VDDA5V</sub>  $= V_{VINBXX} = 3.7 V$ ,  $V_{VIOSYS} = V_{NRST} = 1.8 V$ ,  $V_{OUT} = 1.1 V$ , (unless otherwise noted).



(5) For bus line loads  $C_b$  between 100 pF and 400 pF the timing parameters must be linearly interpolated.

(6) Spike suppression filtering on SCLSYS, SCLSR, SDASYS and SDASR will suppress spikes that are less than the indicated width.





**Figure 1. I <sup>2</sup>C Timing**

## <span id="page-12-1"></span>**6.10 Typical Characteristics**

Unless otherwise specified:  $V_{\text{VDDASV}} = V_{\text{VINBXX}} = 3.7 \text{ V}, V_{\text{OUT}} = 1.1 \text{ V}, T_A = 25^{\circ}\text{C}$ 

<span id="page-12-0"></span>

## **Typical Characteristics (continued)**

Unless otherwise specified:  $V_{VDDA5V} = V_{VINBXX} = 3.7 V$ ,  $V_{OUT} = 1.1 V$ ,  $T_A = 25°C$ 





## <span id="page-14-0"></span>**7 Detailed Description**

## <span id="page-14-1"></span>**7.1 Overview**

The LP8754 is a high-efficiency, high-performance power supply IC with six step-down DC-DC converter cores. It delivers 0.6 V to 1.67 V regulated voltage rail from either a single Li-Ion or three cell NiMH/NiCd batteries to portable devices such as cell phones and PDAs.

There are three modes of operation for the 6-phase converter, depending on the output current required: PWM (Pulse Width Modulation), PFM (Pulse-Frequency Modulation), and Low-Power PFM. Converter operates in PWM mode at high load currents of approximately 250 mA or higher, depending on register setting. Lighter output current loads will cause the converter to automatically switch into PFM or Low-Power PFM mode for reduced current consumption and a longer battery life. Forced PWM is also available for highest transient performance.

Under no-load conditions the device can be set to Standby or Shutdown. Shutdown mode turns off the device, offering the lowest current consumption  $(I_{SHDM} = 0.1 \mu A$  typ.). Additional features include soft-start, undervoltage lockout, input overvoltage protection, current overload protection, thermal warning, and thermal shutdown.

The modes and features can be programmed via control registers. All the registers can be accessed with both <sup>12</sup>C serial interfaces: System serial interface and Dynamic voltage scaling (DVS) interface. Using DVS interface for dynamic voltage scaling prevents latencies if System serial interface is busy. Using DVS interface is optional; System serial interface can also be used for dynamic voltage scaling.

#### **7.1.1 Buck Information**

The LP8754 has six integrated high-efficiency buck converter cores. The cores are designed for flexibility; most of the functions are programmable, thus allowing optimization of the SMPS operation for each application. The cores are bundled together to establish a multi-phase converter This is shown in [Figure](#page-36-3) 24.

#### **Operating Modes:**

- OFF: Output is isolated from the input voltage rail in this mode. Output has an optional pull-down resistor which can be enabled with BUCK0\_CTRL.RDIS\_B0 bit.
- PWM: Converter operates in buck configuration. Average switching frequency is constant.
- PFM: Converter switches only when output voltage decreases below programmed threshold. Inductor current is discontinuous.
- Low-Power PFM: This mode is similar to PFM mode, but used with lower load conditions. In this mode some of the internal blocks are turned off between the PFM pulses. Load transient response is compromised due to the wake-up time.

#### **Features:**

- DVS support
- Automatic mode control based on the loading
- Synchronous rectification
- Current mode loop with PI compensator
- Soft start
- Power good flag with maskable interrupt
- Overvoltage comparator
- Phase control and spread spectrum techniques for reducing EMI
- Average output current sensing (for PFM/PWM entry/exit, phase adding/shedding, and load current reporting)
- Current balancing between the phases of the converter
- Differential voltage sensing
- Dynamic phase adding/shedding, each output being phase shifted

#### **Programmability (The following parameters can be programmed via registers):**

- Output voltage
- Forced PWM operation
- Switch current limits for high side FET
- PWM/PFM mode entry and exit (based on average output current)

**[LP8754](http://www.ti.com/product/lp8754?qgpn=lp8754)** SNVS861A –FEBRUARY 2014–REVISED AUGUST 2014 **[www.ti.com](http://www.ti.com)**



### **Overview (continued)**

- Phase adding and shedding levels
- Output voltage slew rate

## <span id="page-15-0"></span>**7.2 Functional Block Diagram**



### <span id="page-15-1"></span>**7.3 Features Descriptions**

#### **7.3.1 Multi-Phase DC/DC Converters**

A multi-phase synchronous buck converter offers several advantages over a single power-stage converter. For application processor power delivery, lower ripple on the input and output currents and faster transient response to load steps are the most significant advantages. Also, since the load current is evenly shared among multiple channels, the heat generated is greatly reduced for each channel due to the fact that power loss is proportional to square of current. Physical size of the output inductor shrinks significantly for the similar reason.



## **Features Descriptions (continued)**



**Figure 8. Detailed Block Diagram Showing One Buck Core**

#### *7.3.1.1 Multi-Phase Operation and Phase-Shedding*

Under heavy load conditions, the switching phase of the bucks are interleaved. As a result, the 6-phase converter has higher effective switching frequency than the switching frequency of any one phase.

The parallel operation decreases the efficiency at low load conditions. In order to overcome this operational inefficiency, the LP8754 automatically changes the number of active phases to maximize the efficiency. This is called phase-shedding and the concept is illustrated in [Figure](#page-16-0) 9.



<span id="page-16-0"></span>

<sup>(1)</sup> Graph is not to scale and is for illustrative purposes only.



#### **Features Descriptions (continued)**

#### *7.3.1.2 Transitions Between Low-Power PFM, PFM, and PWM Modes*

Normal PWM-mode operation with phase-shedding can optimize efficiency at mid-to-full load, but this is usually at the expense of light-load efficiency. The LP8754 converter operates in PWM mode at a load current of 100 to 375 mA or higher; this mode transition trip-point is set by register. Lighter load current causes the device to automatically switch into PFM mode for reduced current consumption. By combining PFM and PWM modes in the same regulator and providing automatic switching, high efficiency can be achieved over a wide output load current range.

Efficiency is further enhanced when the converter enters Low-Power PFM mode. The LP8754 includes Low-Power mode function for low-current consumption. In this mode most of the internal blocks are disabled between the inductor current ramp up and ramp down phases to reduce the operating current. However, as a result, the transient performance of the converter is compromised. The Low-Power mode can be enabled by control register setting. Also, the application processor or the PMIC may provide an HW signal (NSLP) to the LP8754 input to indicate when the processor has entered a low-power state. When the signal is asserted, the LP8754 Low-Power PFM function will be enabled, and the LP8754 will run with a reduced input current. The right timing of the NSLP signal from the system is important for best load-transient performance. The NSLP signal should be asserted only when load current is stable and below 30 mA. Before the load current increases above 30 mA, the NSLP signal should be de-asserted 100 µs (minimum) prior to a load step to prepare the converter for the higher load current.

#### *7.3.1.3 Buck Converter Load Current*

The buck load current can be monitored via I<sup>2</sup>C registers. Current of different buck converter cores or the total load current of the master can be selected from register 0x21 (see [SEL\\_I\\_LOAD](#page-34-0)). A write to this selection register starts a current measurement sequence. The measurement sequence is a minimum of 50 µs long. When a measurement sequence starts, the FLAGS\_1.I\_LOAD\_READY bit in register 0x0E is set to '0'. After the measurement sequence is finished, the FLAGS\_1.I\_LOAD\_READY bit is set to '1'. (Note that by default this bit is '0'.) The measurement result can be read from registers 0x22 (LOAD\_CURR.BUCK\_LOAD\_CURR[7:0]) and 0x21 (SEL\_I\_LOAD.BUCK\_LOAD\_CURR[10:8]). The measurement result [10:0] LSB is 10 mA, and the maximum value of the measurement is 20 A. The LP8754 can be configured to give out an interrupt after the load current measurement sequence is finished. Load current measurement interrupt can be masked with INT\_MASKS\_2.MASK\_I\_LOAD\_READY bit.

#### *7.3.1.4 Spread Spectrum Mode*

Systems with periodic switching signals may generate a large amount of switching noise in a set of narrowband frequencies (the switching frequency and its harmonics). The usual solution to reduce noise coupling is to add EMI-filters and shields to the boards. The LP8754's register-selectable spread spectrum mode minimizes the need for output filters, ferrite beads, or chokes. In spread spectrum mode, the switching frequency varies randomly around the center frequency, reducing the EMI emissions radiated by the converter, associated passive components, and PCB traces. See [Figure](#page-18-0) 10.



## **Features Descriptions (continued)**



Where a fixed-frequency converter exhibits large amounts of spectral energy at the switching frequency, the spread spectrum architecture of the LP8754 spreads that energy over a large bandwidth.

#### **Figure 10. Spread Spectrum Modulation**

#### <span id="page-18-0"></span>**7.3.2 Power-Up and Output Voltage Sequencing**

The power-up sequence for the LP8754 is as follows:

- $V<sub>VINBXX</sub>$  and  $V<sub>VDDASV</sub>$  reach min recommended levels.
- V<sub>VIOSYS</sub> set high. Enables the system I/O interface. For power-on-reset (POR), the I<sup>2</sup>C host should allow at least 500 µs before sending data to the LP8754 after the rising edge of the VIOSYS line.
- $V<sub>1DO</sub>$  voltage is raising. The LDO voltage is generated internally. The internal POR signal is activated.
- Internal POR deasserted, OTP read.
- Device enters standby mode.
- DC/DC enable, output voltage, voltage slew rate programmed over  $l^2C$  as needed by the application.
- NRST set high. The DC/DC converter can be enabled and disabled by VSET\_B0.EN\_DIS\_B0 bit or using the NRST signal.



**Figure 11. Timing Diagram for the Power-Up Sequence**

**STRUMENTS** 

#### **Features Descriptions (continued)**

<b>SYMBOL</b>	<b>PARAMETER</b>	CONDITION <sup>(1)</sup>	<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	<b>UNIT</b>
το	V <sub>VDDA5V</sub> to V <sub>VIOSYS</sub> assertion					μs
	$LDOON$ Delay Time	$C_{LDO} = 1 \mu F$		<100	150	μs
โว	$LDOON$ to NRST HIGH					μs
$t_{\text{I2CT}}$	Device ready for I <sup>2</sup> C data transfer		500			μs

**Table 1. Power-Up Sequence**

(1) These specification table entries are specified by design. The power input lines  $V_{VINDAX}$ ,  $V_{VDDASV}$  and  $V_{VIOSYS}$  must be stable before the NRST line goes High. Also, the  $V_{LDO}$  line must be stable 1.8 V before the NRST line goes High.

#### **7.3.3 Device Reset Scenarios**

There are three reset methods implemented on the LP8754:

- Software reset
- Hardware reset
- Power-on reset (POR)

An SW-reset occurs when the RESET.SW\_RESET bit is written first with 1, followed by 0 right after that. This event resets the control registers shown in [Table](#page-20-0) 2 to the default values. The temperature, power good, and other faults are persistent over the SW reset to allow for the system to identify to cause of the failure.

An internal power-on reset (POR) occurs when the supply voltage ( $V_{VDDASV}$ ) transitions above the POR threshold or  $V_{VIOSVS}$  is toggled low/high. Each of the registers contain a factory-defined value upon POR, and this data remains there until any of the following occurs:

- Device sets a Flag bit, causing the Status register to be updated. The other registers remain untouched.
- A different data word is written to a writable register.

The internal registers will lose their contents if the supply voltage ( $V_{VDDASV}$ ) goes below 1 V (typ.).

A hardware reset is accomplished by NRST low. This event resets the control registers shown in [Table](#page-20-0) 2 to the default values.

Under OVP, UVLO, TSD, or  $V_{\text{VIOSYS}}$  low (while NRST still high) conditions, a Fast Power-Down is launched.







**asserts NRST Transition from HIGH to LOW Happens (Marked as '2')**







**Figure 14. Fast Power-Down Figure 15. Reset Timings**



### **Table 2. Hardware Reset, Power-On Reset (POR) and Software Reset: Registers After Reset**

<span id="page-20-0"></span>

(1) Reset will take effect upon complete of the power-down sequence.

#### **7.3.4 Diagnosis and Protection Features**

The LP8754 is capable of providing two levels of protection features: warnings for diagnosis and faults which are causing the converters to shut down. When the device detects warning or fault conditions, the LP8754 sets the flag bits indicating which fault or warning conditions have occurred; the INT pin will be pulled low. INT will be released again after a clear of flags is complete. The flag bits are persistent over reset to allow for the system to identify what was causing the interrupt and/or converter shutdown.

Also, the LP8754 has a soft-start circuit that limits in-rush current during start-up. The output voltage increase rate is 30 mV/µs (default) during soft-start.

<b>EVENT</b>	<b>REGISTER.BIT</b>	<b>INTERRUPT SIGNAL</b> PRODUCED?	<b>INT MASK AVAILABLE?</b>	
SCP triggered	FLAGS 1.SCP	Yes	Yes	
Not PowerGood	FLAGS 0.nPG B0	Yes	Yes	
TEMP status change	FLAGS_0.TEMP[1:0]	On any temperature change except for the case when $TEMP[1:0] = 0b11$	Yes	
Thermal warning	<b>FLAGS 1.T WARNING</b>		Yes	
Thermal shutdown	FLAGS 1.THSD	Yes	<b>No</b>	
OVP triggered	FLAGS 1.OVP	Yes	Yes	
Load current measurement ready	FLAGS_1.I_LOAD_READY	Yes	<b>Yes</b>	
UVLO triggered	FLAGS 1.UVLO	Yes	Yes	

**Table 3. Summary of Exceptions and Interrupt Signals**

#### *7.3.4.1 Warnings for Diagnosis (No Power Down)*

#### **7.3.4.1.1 Short-Circuit Protection (SCP)**

A short-circuit protection feature allows the LP8754 to protect itself and external components during overload conditions. The output short-circuit fault threshold is 400 mV (typ.) .

#### **7.3.4.1.2 Power Good Monitoring**

When the converter's feedback-pin voltage falls lower than 90% (typ.) of the set voltage, the FLAGS 0.nPG B0 flag is set. To prevent a false alarm, the power good circuit is masked during converter start-up and voltage transitions. The duration of the power good mask is set to 400 µs for converter start-up. For voltage ramps the masking time is extended by an internal logic circuit up to 6.4 ms. (See *Protection Features [Characteristics](#page-9-0)*.)



Masking time for start-up is constant 400 µs (typ.). Masking time for voltage transitions depends on the selected ramp rates.

#### **Figure 16. Power Good Masking Principle**

#### **7.3.4.1.3 Thermal Warnings**

Prior to the thermal shutdown, thermal warnings are set. The first warning is set at 85°C (INT pin low), and the second at 120°C (INT pin pulled low and FLAGS\_1.T\_WARNING flag set). If the chip temperature crosses any of the thresholds of 85°C, 120°C, or 150°C (see [FLAGS\\_0](#page-30-0) register) the INT pin will be triggered. INT will be cleared upon read of FLAGS\_0.TEMP[1:0] bits except if FLAGS\_0.TEMP [1:0] = 0b11, which is a thermal fault event.



#### *7.3.4.2 Faults (Fault State and Fast Power Down)*

#### **7.3.4.2.1 Undervoltage Lock-out (UVLO)**

When the input voltage falls below  $V_{UVLO}$  (typ. 2.25 V) at the VDDA5V pin, the LP8754 indicates a fault by activating the FLAGS\_1.UVLO flag. The buck converter shut down without a power-down sequence (Fast Power-Down). The flag will remain active until the input voltage is raised above the UVLO threshold. If the flag is cleared while the fault persists, the flag is immediately re-asserted, and interrupt remains active.

#### **7.3.4.2.2 Overvoltage Protection (OVP)**

When an input voltage greater than  $V_{OVP}$  (typ. 5.3 V) is detected at the VDDA5V pin, the LP8754 indicates a fault by activating the FLAGS\_1.OVP flag. The buck converter is shut down immediately (Fast Power-Down). The flag will remain active until the input voltage is below the OVP threshold. If the flag is cleared while the fault persists, the flag is immediately re-asserted and interrupt remains active.

#### **7.3.4.2.3 Thermal Shutdown (THSD)**

The LP8754 has a thermal overload protection function that operates to protect itself from short-term misuse and overload conditions. When the junction temperature exceeds around 150°C, the device enters shutdown via faultstate. INT will be cleared upon write of the FLAGS\_1.THSD flag even when thermal shutdown is active. This allows automatic recovery when temperature decreases below thermal shutdown level. See [Figure](#page-23-1) 17 for LP8754 thermal diagnosis and protection features.





Note that INT is asserted whenever any of the thermal thresholds is crossed, if unmasked. Note also the 10°C Hysteresis on the T<sub>J</sub> Thresholds.

### **Figure 17. Thermal Warnings and Thermal Shutdown Flow**

### <span id="page-23-1"></span><span id="page-23-0"></span>**7.4 Device Functional Modes**

- **SHUTDOWN:** All switch, reference, control and bias circuitry of the LP8754 are turned off. The main battery supply voltage is high enough to start the buck power-up sequence but  $V_{VIOSYS}$  and NRST are LOW.
- **STANDBY:** Setting V<sub>VIOSYS</sub> HIGH enables standby-operation. All registers can be read or written by the system master via the system serial interface. Recovery from UVLO, TSD, or OVP event also leads to standby.
- **ACTIVE:** Regulated DC/DC converters are on or can be enabled with full current capability. In this mode, all features and control registers are available via the system serial bus and via DVS interface.
- **LOW-POWER:** At light loads (less than ~30 mA), and when the load does not require highest level of transient performance, the device enters automatically Low-Power mode. In this mode the part operates at low Iq. Conditions entering and exiting Low-Power mode are shown in [Figure](#page-24-0) 18.



### **Device Functional Modes (continued)**



<span id="page-24-0"></span>



## <span id="page-25-0"></span>**7.5 Programming**

#### **7.5.1 I <sup>2</sup>C-Compatible Interface**

The I<sup>2</sup>C-compatible synchronous serial interface provides access to the programmable functions and registers on the device. This protocol uses a two-wire interface for bidirectional communications between the IC's connected to the bus. The two interface lines are the Serial Data Line (SDA), and the Serial Clock Line (SCL). Every device on the bus is assigned a unique address and acts as either a Master or a Slave depending on whether it generates or receives the serial clock SCL. The SCL and SDA lines should each have a pull-up resistor placed somewhere on the line and remain HIGH even when the bus is idle. Note: CLK pin is not used for serial bus data transfer. There are two buses implemented: the System I<sup>2</sup>C bus and the DVS bus. In the following paragraphs, SCL refers to both SCLSYS and SCLSR, and SDA refers to SDASYS and SDASR. The LP8754 supports standard mode (100 kHz), fast mode (400 kHz) and high-speed mode (3.4 MHz).

#### *7.5.1.1 Data Validity*

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when clock signal is LOW.



**Figure 19. Data Validity Diagram**

#### *7.5.1.2 Start and Stop Conditions*

The LP8754 is controlled via an I<sup>2</sup>C-compatible interface. START and STOP conditions classify the beginning and end of the I<sup>2</sup>C session. A START condition is defined as SDA transitions from HIGH to LOW while SCL is HIGH. A STOP condition is defined as SDA transition from LOW to HIGH while SCL is HIGH. The I<sup>2</sup>C master always generates the START and STOP conditions.



**Figure 20. Start and Stop Sequences**

The I<sup>2</sup>C bus is considered busy after a START condition and free after a STOP condition. During data transmission the I<sup>2</sup>C master can generate repeated START conditions. A START and a repeated START condition are equivalent function-wise. The data on SDA must be stable during the HIGH period of the clock signal (SCL). In other words, the state of SDA can only be changed when SCL is LOW. [Figure](#page-12-1) 1 shows the SDA and SCL signal timing for the I <sup>2</sup>C-Compatible Bus. See the *I <sup>2</sup>C Serial Bus Timing [Parameters](#page-10-0)* for timing values.

#### *7.5.1.3 Transferring Data*

Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The master releases the SDA line (HIGH) during the acknowledge clock pulse. The LP8754 pulls down the SDA line during the 9th clock pulse, signifying an acknowledge. The LP8754 generates an acknowledge after each byte has been received.



#### **Programming (continued)**

There is one exception to the "acknowledge after every byte" rule. When the master is the receiver, it must indicate to the transmitter an end of data by not-acknowledging ("negative acknowledge") the last byte clocked out of the slave. This "negative acknowledge" still includes the acknowledge clock pulse (generated by the master), but the SDA line is not pulled down.

After the START condition, the bus master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (READ or WRITE). For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.



**Figure 21. Write Cycle (w = write; SDA = '0'), id = device address = 60Hex for LP8754.**



When READ function is to be accomplished, a WRITE function must precede the READ function as shown above.

```
Figure 22. Read Cycle ( r = read; SDA = '1'), id = device address = 60Hex for LP8754.
```
#### *7.5.1.4 I <sup>2</sup>C-Compatible Chip Address*

The device address for the LP8754 is 0x60 (ADDR pin tied to the GND). After the START condition, the I<sup>2</sup>C master sends the 7-bit address followed by an eighth bit, read or write (R/W). R/W = 0 indicates a WRITE and R/W = 1 indicates a READ. The second byte following the device address selects the register address to which the data will be written. The third byte contains the data for the selected register.



Here device address is 1100000Bin = 60 Hex.

**Figure 23. Device Address**



#### **Programming (continued)**

#### *7.5.1.5 Auto-Increment Feature*

The auto-increment feature allows writing several consecutive registers within one transmission. Every time an 8 bit word is sent to the LP8754, the internal address index counter will be incremented by one, and the next register will be written. [Table](#page-27-1) 4 below shows writing sequence to two consecutive registers. Note: the autoincrement feature does not work for read.

<span id="page-27-1"></span>

#### **Table 4. Auto-Increment Example**

#### <span id="page-27-0"></span>**7.6 Register Maps**

#### **7.6.1 Register Descriptions**

The LP8754 is controlled by a set of registers through the system serial interface port or through the Dynamic Voltage Scaling interface. [Table](#page-27-2) 5 below lists device registers, their addresses and their abbreviations. A more detailed description is given in the sections *[VSET\\_B0](#page-28-0)* to [INT\\_MASK\\_2.](#page-35-0)

Many registers contain bits, that are reserved for future use. When writing to a register, any reserved bits should not be changed.

<span id="page-27-2"></span>

Addr	Register	Read / Write	D7	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
0x00	VSET B0	R/W	EN_DIS_B 0	VSET_B0[6:0]							
0x06	<b>FPWM</b>	R/W	Reserved							FPWM B0	
0x07	<b>BUCKO CTRL</b>	R/W	OC_LEV_B0[1:0]		$LP_B0$	RDIS_B0	Reserved		RAMP_B0[2:0]		
0x08	<b>BUCK1 CTRL</b>	R/W		OC_LEV_B1[1:0]			Reserved				
0x09	<b>BUCK2 CTRL</b>	R/W	OC_LEV_B2[1:0]				Reserved				
0x0A	<b>BUCK3 CTRL</b>	R/W		OC LEV B3[1:0] Reserved							
0x0B	BUCK4_CTRL	R/W		OC_LEV_B4[1:0]	Reserved						
0x0C	<b>BUCK5 CTRL</b>	R/W		OC_LEV_B5[1:0] Reserved							
0x0D	FLAGS 0	R/W	Reserved			nPG B0	TEMP[1:0]				
0x0E	FLAGS 1	R/W	Reserved		I LOAD REA DY	<b>UVLO</b>	T_WARNIN G	<b>THSD</b>	<b>OVP</b>	<b>SCP</b>	
0x0F	INT MASK 0	R/W	Reserved					MASK nPG B0	MASK OVP	MASK_SCP	
0x10	<b>GENERAL</b>	R/W	Reserved		EN SS	Reserved	DIS DIF B0	Reserved	SLP POL	LP EN	
0x11	<b>RESET</b>	R/W		Reserved					SW RESET		
0x12	DELAY BUCK0	R/W		DELAY B0[7:0]							
0x18	CHIP ID	R	<b>DEVICE</b>	OTP REV[4:0]					DIE REV[1:0]		
0x19	PFM LEV B0	R/W	Reserved	PFM ENTRY B0[2:0]			Reserved		PFM EXIT B0[2:0]		
0x1F	PHASE LEV B0	R/W	Reserved	ADD_PH_B0[2:0]			Reserved		SHED_PH_B0[2:0]		
0x21	SEL I LOAD	R/W	BUCK LOAD CURR[10:8] Reserved			Reserved	LOAD CURRENT SOURCE[2:0]				
0x22	LOAD_CURR	R	<b>BUCK LOAD CURR[7:0]</b>								
0x2E	INT MASK 2	R/W	Reserved			<b>MASK ILO</b> AD READY	<b>MASK UVL</b> $\circ$	MASK TWA <b>RNING</b>	MASK_TEM P		

**Table 5.**



## <span id="page-28-0"></span>**7.6.2 VSET\_B0**

Address: 0x00



## **7.6.3 FPWM**

Address: 0x06





## **7.6.4 BUCK0\_CTRL**

Address: 0x07







#### **[LP8754](http://www.ti.com/product/lp8754?qgpn=lp8754)**

SNVS861A –FEBRUARY 2014–REVISED AUGUST 2014 **[www.ti.com](http://www.ti.com)**



## **7.6.5 BUCK1\_CTRL**

Address: 0x08





## **7.6.6 BUCK2\_CTRL**

#### Address: 0x09





## **7.6.7 BUCK3\_CTRL**

Address: 0x0A







### **7.6.8 BUCK4\_CTRL**

Address: 0x0B



## **7.6.9 BUCK5\_CTRL**

Address: 0x0C





## <span id="page-30-0"></span>**7.6.10 FLAGS\_0**

Address: 0x0D





(1) The flag bit can be cleared only by writing a zero to the associated register bit or power cycling the device (V<sub>VIOSYS</sub> to LOW). Reading or<br>RESET does not clear the flag bits. After clearing, the nPG\_B0 fault flag wil unmasked flag bit High will cause the interrupt to be asserted on the INT pin. The INT pin will be pulled Low until all the unmasked flags are clear again.



### **7.6.11 FLAGS\_1**

Address: 0x0E



(1) The flag bit(s) can be cleared only by writing a zero to the associated register bit(s) or power cycling the device (V<sub>VIOSYS</sub> to LOW).<br>Reading or RESET does not clear the flag bits. After clearing, the OVP, SCP fault persists. The THSD flag will remain '0' after clear, even though the fault condition persists. Any unmasked flag bit High will cause the interrupt to be asserted on the INT pin. The INT pin will be pulled Low until all the unmasked flags are clear again.

### **7.6.12 INT\_MASK\_0**

Address: 0x0F





## **7.6.13 GENERAL**

Address: 0x10







## **7.6.14 RESET**

Address: 0x11





## **7.6.15 DELAY\_BUCK0**

Address: 0x12





(1) If this register is set to FFh when the converter is already started, it will cause an immediate power down of the converter.

## **7.6.16 CHIP\_ID**

#### Address: 0x18







### **7.6.17 PFM\_LEV\_B0**

Address: 0x19





(1) For proper operation, the PFM exit current level should be at least 150 mA higher than the PFM entry current level.

## **7.6.18 PHASE\_LEV\_B0**

Address: 0x1F







(1) ADD\_PH\_B0 and SHED\_PH\_B0 values must be chosen so that the resulting hysteresis is a minimum of 100 mA and ADD\_PH\_B0 > SHED\_PH\_B0.

## <span id="page-34-0"></span>**7.6.19 SEL\_I\_LOAD**

### Address: 0x21





#### <span id="page-34-1"></span>**7.6.20 LOAD\_CURR**

#### Address: 0x22



**[LP8754](http://www.ti.com/product/lp8754?qgpn=lp8754)** SNVS861A –FEBRUARY 2014–REVISED AUGUST 2014 **[www.ti.com](http://www.ti.com)**





**Bits Field Type Default Description**

## <span id="page-35-0"></span>**7.6.21 INT\_MASK\_2**

Address: 0x2E









## <span id="page-36-0"></span>**8 Application and Implementation**

## <span id="page-36-1"></span>**8.1 Application Information**

The LP8754 is a multi-phase step-down converter with 6 switcher cores bundled together.

## <span id="page-36-2"></span>**8.2 Typical Application**



<span id="page-36-3"></span>**Figure 24. 6-Phase Configuration Schematic**

#### **Typical Application (continued)**

#### **8.2.1 Design Requirements**

[Table](#page-37-0) 6 shows requirements for 6-phase configuration.



<span id="page-37-0"></span>

#### **8.2.2 Detailed Design Procedure**

The performance of the LP8754 device depends greatly on the care taken in designing the Printed Circuit Board (PCB). The use of low inductance and low serial resistance ceramic capacitors is strongly recommended, while proper grounding is crucial. Attention should be given to decoupling the power supplies. Decoupling capacitors must be connected close to the IC and between the power and ground pins to support high peak currents being drawn from System Power Rail during turn-on of the switching MOSFETs. Keep input and output traces as short as possible, because trace inductance, resistance and capacitance can easily become the performance limiting items. The separate power pins VINBXX are not connected together internally. The VINBXX power connections shall be connected together outside the package using power plane construction.

#### *8.2.2.1 Inductor Selection*

The DC bias current characteristics of inductors must be considered. Different manufacturers follow different saturation current rating specifications, so attention must be given to details. (Please request DC bias curves from the manufacturer as part of the inductor selection process.) Minimum effective value of inductance to ensure good performance is 0.25  $\mu$ H at 2.5 A (Default  $I_{LIMITP}$  typ.) bias current over the inductor's operating temperature range. The inductor's DC resistance should be less than 0.05 Ω for good efficiency at high-current condition. The inductor AC loss (resistance) also affects conversion efficiency. Higher Q factor at switching frequency usually gives better efficiency at light load to middle load. [Table](#page-37-1) 7 below lists suggested inductors and suppliers. Shielded inductors radiate less noise and are preferable.



<span id="page-37-1"></span>

#### *8.2.2.2 Input Capacitor Selection*

A ceramic input capacitor of 10 µF, 10 V is sufficient for most applications. Place the input capacitor as close as possible to the VINBXX pin and GND pin of the device. A larger value or higher voltage rating may be used to improve input voltage filtering. Use X7R or X5R types, do not use Y5V. DC bias characteristics of ceramic capacitors must be considered when selecting case sizes like 0402. Minimum effective input capacitance to ensure good performance is 2.5 µF at maximum input voltage DC bias including tolerances and over ambient temp range, assuming that there is at least 22 µF of additional capacitance common for all the power input pins on the system power rail.

The input filter capacitor supplies current to the PFET (high-side) switch in the first half of each cycle and reduces voltage ripple imposed on the input power source. A ceramic capacitor's low ESR provides the best noise filtering of the input voltage spikes due to this rapidly changing current. Select an input filter capacitor with sufficient ripple current rating.

For additional noise immunity, adding a high-frequency decoupling capacitor of 100 nF to 1 µF between VDDA5V pin and GND is recommended.

<span id="page-38-0"></span>

#### **Table 8. Suggested Input/Output Capacitors (X5R Dielectric)**

### *8.2.2.3 Output Capacitor Selection*

Use ceramic capacitor, X7R or X5R types; do not use Y5V. DC bias voltage characteristics of ceramic capacitors must be considered. DC bias characteristics vary from manufacturer to manufacturer, and DC bias curves should be requested from them as part of the capacitor selection process. The output filter capacitor smooths out current flow from the inductor to the load, helps maintain a steady output voltage during transient load changes and reduces output voltage ripple. These capacitors must be selected with sufficient capacitance and sufficiently low ESR to perform these functions. Minimum effective output capacitance to ensure good performance in 6-phase configuration is 30 µF at the output voltage DC bias including tolerances and over ambient temp range.

The output voltage ripple is caused by the charging and discharging of the output capacitor and also due to its  $R_{ESR}$ . The  $R_{ESR}$  is frequency dependent (as well as temperature dependent); make sure the value used for selection process is at the switching frequency of the part. See suggested capacitors in [Table](#page-38-0) 8.

A higher output capacitance improves the load step behavior and reduces the output voltage ripple as well as decreasing the PFM switching frequency. For most 6-phase applications 4 x 22  $\mu$ F 0603 capacitors for C<sub>OUT</sub> is suitable. Although the converter's loop compensation can be programmed to adapt to virtually several hundreds of microfarads  $\tilde{C}_{\text{OUT}}$ , an effective  $C_{\text{OUT}}$  less than 120 µF is preferred -- there is not necessarily any benefit to having a  $C_{\text{OUT}}$  higher than 120 µF. Note that the output capacitor may be the limiting factor in the output voltage ramp, especially for very large (> 100 µF) output capacitors. For large output capacitors, the output voltage might be slower than the programmed ramp rate at voltage transitions, because of the higher energy stored on the output capacitance. Also at start-up, the time required to charge the output capacitor to target value might be longer. At shutdown, if the output capacitor is discharged by the internal discharge resistor, more time is required to settle  $V_{\text{OUT}}$  down as a consequence of the increased time constant.

### *8.2.2.4 LDO Capacitor Selection*

A ceramic low ESR 1.0-μF capacitor should be connected between the VLDO and GNDA pins

## *8.2.2.5 VIOSYS Capacitor Selection*

Adding a ceramic low ESR 1.0-µF capacitor between the VIOSYS pin and GND is recommended. If  $V_{VIOSSS}$ signal is low noisy the capacitor is not required.

**STRUMENTS** 

**[LP8754](http://www.ti.com/product/lp8754?qgpn=lp8754)** SNVS861A –FEBRUARY 2014–REVISED AUGUST 2014 **[www.ti.com](http://www.ti.com)**

#### **8.2.3 Application Performance Plots**

Unless otherwise specified:  $V_{VDDA5V} = V_{VINBXX} = 3.7 V$ ,  $V_{OUT} = 1.1 V$ ,  $T_A = 25°C$ 









**[LP8754](http://www.ti.com/product/lp8754?qgpn=lp8754)**

SNVS861A –FEBRUARY 2014–REVISED AUGUST 2014 **[www.ti.com](http://www.ti.com)**









SNVS861A –FEBRUARY 2014–REVISED AUGUST 2014 **[www.ti.com](http://www.ti.com)**

**RUMENTS** 

XAS





## <span id="page-44-0"></span>**9 Power Supply Recommendations**

The device is designed to operate from an input voltage supply range between 2.5 V and 5 V. This input supply should be well regulated and able to withstand maximum input current and maintain stable voltage without voltage drop even at load transition condition. The resistance of the input supply rail should be low enough that the input current transient does not cause too high drop in the LP8754 supply voltage that can cause false UVLO fault triggering. If the input supply is located more than a few inches from the LP8754 additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

## <span id="page-44-1"></span>**10 Layout**

### <span id="page-44-2"></span>**10.1 Layout Guidelines**

The high frequency and large switching currents of the LP8754 make the choice of layout important. Good power supply results will only occur when care is given to proper design and layout. Bad layout will affect noise pickup and generation and can cause a good design to perform with less-than-expected results. With a range of output currents from milliamps to 10 A, good power-supply layout is more challenging than for most general PCB design. The following steps should be used as a reference to ensure the device is stable and maintains proper voltage and current regulation across its intended operating voltage and current range:

- 1. Place C<sub>IN</sub> as close as possible to the VINBXX pin and the GND pin. Route the V<sub>IN</sub> trace wide and thick to avoid IR drops. The trace between the input capacitor's positive node and LP8754's VINBXX pin(s) as well as the trace between the input capacitor's negative node and power GND pin(s) must be kept as short as possible. The input capacitance provides a low-impedance voltage source for the switching converter. The parasitic inductance on these traces must be kept as tiny as possible for proper device operation.
- 2. The output filter for each buck, consisting of  $C_{\text{OUT}}$  and L, converts the switching signal at SW to the noiseless output voltage. For optimal EMI behavior, it should be placed as close as possible to the device, keeping the switch node small. Route the traces between the LP8754's output capacitors and the load's input capacitors direct and wide to avoid losses due to the IR drop.
- 3. Input for analog blocks (VDDA5V and GNDA) should be isolated from noisy signals. Connect VDDA5V directly to a quiet system voltage node and GNDA to a quiet ground point where no IR drop occurs. For additional noise immunity, adding a high-frequency decoupling capacitor of 100 nF to 1 µF is recommended. Place the decoupling capacitor as close to the VDDA5V pin as possible. VDDA5V trace is low current, so the trace width does not need to be optimized.
- 4. If the processor load supports voltage remote sensing, connect the LP8754's feedback pins FBBXX to the respective sense pins on the processor. The sense lines are susceptible to noise. They must be kept away from noisy signals such as GNDBXX, V<sub>IN</sub>, and SW, as well as high bandwidth signals such as the I<sup>2</sup>C. Avoid both capacitive as well as inductive coupling by keeping the sense lines short, direct, and close to each other. Run the lines in a quiet layer. Isolate them from noisy signals by a voltage or ground plane if possible. Running the signal as a differential pair is recommended.
- 5. GNDBXX, VIN, and SW should be routed on thick layers. They must not surround inner signal layers which are not able to withstand interference from noisy GNDBXX,  $V_{IN}$ , and SW. This can create noise coupling to inner signal layers.

Due to the small package of this converter and the overall small solution size, the thermal performance of the PCB layout is important. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component. Proper PCB layout, focusing on thermal performance, results in lower die temperatures. Wide power traces come with the ability to sink dissipated heat. This can be improved further on multi-layer PCB designs with vias to different planes. This results in reduced junction-to-ambient  $(R_{\theta JA})$  and junction-to-board (R<sub>θJB</sub>) thermal resistances, thereby reducing the device junction temperature, T<sub>J</sub>. It's strongly recommended to perform a careful system-level 2D or full 3D dynamic thermal analysis at the beginning of the product design process, using a thermal modeling analysis software.



## <span id="page-45-0"></span>**10.2 Layout Example**



**Figure 54. LP8754 Board Layout**



## <span id="page-46-0"></span>**11 Device and Documentation Support**

### <span id="page-46-1"></span>**11.1 Device Support**

#### **11.1.1 Third-Party Products Disclaimer**

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### <span id="page-46-2"></span>**11.2 Trademarks**

All trademarks are the property of their respective owners.

#### <span id="page-46-3"></span>**11.3 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### <span id="page-46-4"></span>**11.4 Glossary**

#### [SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## <span id="page-46-5"></span>**12 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document.



www.ti.com 10-Dec-2020

## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

**TEXAS INSTRUMENTS** 

## **TAPE AND REEL INFORMATION**





# **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**









# **PACKAGE MATERIALS INFORMATION**

www.ti.com 21-Oct-2021



\*All dimensions are nominal





## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated