

# Monitoring PWM Using N2HET

Charles Tsai

## ABSTRACT

This application report illustrates two examples to monitor an incoming PWM signal using the versatile programmable high-end timer (N2HET). Both examples can be run in either the Hercules<sup>™</sup> HDK or the LaunchPad board. The application report shows the N2HET program examples, the steps to setting up the N2HET registers as well as basic system settings utilizing the HalCoGen.

This document assumes that you have some basic understanding of the N2HET terms as well as some understanding of both the HET IDE and HalCoGen tools.

Project collateral and source code discussed in this application can be downloaded from the following URL: <u>http://www.ti.com/lit/zip/spna178</u>.

#### Contents

1	Introduction	2
2	Example 1 Description	2
3	Example 2 Description	20

#### List of Figures

1	N2HET1 Duty cycle vs. Time	. 2
2	N2HET_MONITOR_ERROR_PIN and Triangle Wave PWM	. 3
3	Low Pass Filter	. 3
4	N2HET1 Triangle Wave Flow Chart	. 4
5	N2HET2 Monitoring Flow Chart	. 8
6	Async_NHET1_PWM_NHET2_Monitoring Project Directory Structure	19
7	Example 2 N2HET2 Monitoring Flow Chart	21
8	LS12x_ePWM_NHET_PCNT_Monitor Project Directory Structure	31

Hercules is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.



## 1 Introduction

N2HET is a fifth-generation Texas Instruments (TI) advanced intelligent timer coprocessor module based on the very long instruction word (VLIW) instruction set architecture. The instruction set, based mostly on very simple, but comprehensive instructions provides sophisticated timing functions for real-time applications. The high resolution hardware channels allow greater accuracy for widely used timing functions such as period and pulse measurements, output compare and PWMs.

## 2 Example 1 Description

The goal of this example is to monitor an incoming PWM pulse. N2HET1 will generate a PWM test signal that starts at 0% duty cycle and slowly changes the duty cycle. N2HET2 will monitor the generated signal and indicate an error, duty cycle outside of the specified range, by triggering an interrupt and setting a pin.



Figure 1. N2HET1 Duty cycle vs. Time

As illustrated in Figure 1, you can specify how the PWM is to be generated in terms of the maximum duty cycle using N2HET1. The N2HET1 is capable of sweeping from a minimum duty cycle of 0% until it reaches the maximum duty cycle as specified in N2HET1\_MAX\_DUTY\_PWM. The amount of increments and decrements in the duty cycle and also the increment and decrement rate can be specified by the host CPU. The N2HET1\_MAX\_DUTY\_PWM is a changeable macro by the host CPU. The N2HET1\_MAX\_DUTY\_PWM is a changeable macro by the host CPU. The N2HET2\_MONITOR\_MAX\_DUTY and N2HET2\_MONITOR\_MIN\_DUTY defines the range that the N2HET2 considers as a valid range. If the PWM generated by the N2HET1 is outside of this valid range, then an interrupt is generated to the host CPU. The N2HET\_MONITOR\_ERROR\_PIN is an user-programmable N2HET2 functional pin that can be selected to output the monitor status. When the PWM is outside the valid range, the N2HET\_MONITOR\_ERROR\_PIN is set.

Figure 2 shows a scope shot of the N2HET2\_MONITOR\_ERROR\_PIN on top and the triangle wave generated by varying the duty cycle of N2HET1 at the bottom. The scope shot was taken with the minimum duty cycle set to 20% and the maximum duty cycle set to 80% for the valid range. The PWM generated by N2HET1 is capable of varying its duty cycle from 0% to 100% with the PWM frequency of 20KHz.





To render the triangle wave on the scope, the generated PWM will run through a low pass filter as shown in Figure 3. Note that the low pass filter is mainly to display the varying duty cycle PWM on the scope for easier visualization. The example does not need this low pass filter to work.





Texas

STRUMENTS

# 2.1 Example 1 N2HET1 Triangle Wave Generation Flow Chart N1HET2 Side PWM Monitoring Flowchart







- 1. The N2HET1 is put into a self-loop until a proper unlock key is written to the N2HET1. While the N2HET1 is locked, the host CPU can setup various parameters for the N2HET1 program.
- Generate the specified PWM starting with 0% duty cycle. The duty cycle with be self modified by the N2HET1 itself either in increasing order or decreasing order. Do not proceed to the next step until one full PWM period is generated.
- 3. Evaluate the up/down flag to determine whether or not the duty cycle should increase or decrease. The flag will be initialized to 0 meaning to increment the duty cycle.
- 4. compare the existing duty cycle to the programmable maximum duty cycle. The maximum duty cycle is a parameter changeable by the host CPU. If the maximum is reached then set the up/down flag to 1.
- 5. Start a programmable increment delay. The delay is used to wait before incrementing to the next duty cycle. The amount of increment delay is programmable by the host CPU.
- 6. After the delay expires, increment to the next duty cycle by the amount that is programmable by you.
- 7. Compare the existing duty cycle to the 0% duty cycle. If the 0% is reached then set the up/down flag to 0.
- 8. Start a programmable decrement delay. The delay is used to wait before decrementing to the next duty cycle. Note that the decrement delay can be different from increment delay.
- 9. After the delay expires, decrement to the next duty cycle by the amount that is programmable by you. Note that the amount to decrement can be different from the amount to increment.

## 2.2 Example 1 N2HET1 Triangle Wave Program

The example N2HET1 program code is illustrated below. Directives using .equ are used to define some of the parameters to control the program. These parameters can be changed by you at assembly time. By default, these parameters have initial values that are small for quick simulation using HET IDE. The host CPU can change these parameters in the host side application.

\*\*\*\*\* ; This example code is to be loaded to N2HET1 to generate a triangle waveform using varying ; duty cycle ramping from 0% duty to a programmable maximum duty cycle and then ramp down ; to 0% again. ; PWM frequency to be generated PWM\_PERIOD .equ 3 ; The pin number that will output the PWM signal PWM\_PIN\_NUM .equ 9 ; The initial maximum duty cycle (compare value) to be generated. INIT COMPARE .eau 2 ; delay amount to increment from one duty cycle to the next duty cycle. INCREMEMT\_DELAY .equ 1 ; delay amount to decrement from one duty cycle to the next duty cycle. DECREMEMT\_DELAY .equ 1 ; amount of increment DUTY\_INCREMEMT .equ 0 ; amount of decrement DUTY\_DECREMEMT .equ 0 ; amount of increment DUTY\_INCREMEMT\_HR .equ 1 ; amount of decrement DUTY\_DECREMEMT\_HR .equ 1

; key to unlock N2HET



#### Example 1 Description

UNLOCK\_KEY .equ 0xA ; The data field of the MOV32 instruction contains an initial value (0x5) that ; is not equal to the key to unlock the N2HET program. First the MOV32 ; instruction moves the initial value to a temporaray register T T.00 MOV32 { remote=DUMMY,type=IMTOREG,reg=T,data=0x5}; ; Compare the register T value with the key to unlock N2HET. The key to unlock ; is 0xA. If the key is not matched then go back to L00. The CPU is supposed ; to write the proper key (0xA) to unlock the N2HET ECMP { next=L00,hr\_lr=LOW,cond\_addr=L02,pin=0,reg=T,data=UNLOCK\_KEY}; L01 ; Creating a virtual counter using CNT which will determines the period of ; the PWM to be generated. The initial small max count allows for quick ; simulation which can later be changed by the host CPU. CNT { reg=A, irq=ON, max=PWM\_PERIOD}; L02 ; Use ECMP to determine the duty cycle of the PWM on the specified pin. The ; pin field and the duty cycle are changeable by the CPU. ECMP { hr\_lr=HIGH,en\_pin\_action=ON,cond\_addr=L04,pin=PWM\_PIN\_NUM,action=PULSEL0, L03 reg=A,irq=OFF,data=0,hr\_data=0}; ; Only when the CNT reaches the max count will the program go to the ; conditional address. We want to wait for one complete PWM waveform to be ; generated before changing the duty cycle. When CNT reaches the max ; value it will set the Z flag. L04 BR { next=L00,cond\_addr=L05,event=Z}; ; the data field in this ADD acts as a up/down flag. We want to create a ; triangle waveform. The PWM will first increase the duty cycle until it ; reaches the specified maximum duty cycle before it starts to decrease the ; duty. The up/down flag is used to create two different paths in the flow ; to alternate between increasing duty cycle vs decreasing duty cycle. ADD { src1=ZERO, src2=ZERO, dest=NONE, data=0}; L05 ; Move the up/down flag to a temp register T. L06 MOV32 { remote=L05,type=REMTOREG,reg=T}; ; Compare this up/down flag to 0. 0 means to increase the duty cycle and 1  $\,$ ; means to decrease the duty cycle. ECMP { next=L16,cond\_addr=L08,pin=0,reg=T,data=0}; L07 ; move the ECMP DF which contains the compare value for duty cycle creation ; to register R T.08 MOV32 { remote=L03,type=REMTOREG,reg=R}; ; Subtract the current compare value from the max duty cycle stored in ; REM\_DUTY. The result will be stored in register S. L09 SUB { src1=REM, src2=R, dest=S, remote=REM\_DUTY, smode=LSR, scount=0, data=0}; ; If the substraction result is more than 0 then it means it has not ; reached the max duty cycle we will increase the duty cycle. If it is ; zero then we have reached the max duty cycle and we will change the ; up/down flag to down position. L10 BR { next=L14,cond\_addr=L11,event=NC}; ; Insert delay before changing to the next duty cycle L11 DJZ { next=L00,cond\_addr=L12,reg=NONE,data=INCREMEMT\_DELAY}; ; Add specified amount to the existing compare value (duty cycle). This ; value is also changeable by CPU L12 ADD { src1=R, src2=IMM, dest=S, rdest=REM, remote=L03, data=DUTY\_INCREMEMT, hr\_data=DUTY\_INCREMEMT\_HR }; ; Reset the increment delay to the specified amount.

L13 MOV32 { next=L15,remote=L11,type=IMTOREG&REM,reg=NONE,data=INCREMEMT\_DELAY};

## TEXAS INSTRUMENTS

www.ti.com

#### Example 1 Description

```
; Now change the up/down flag to down by moving a 1 to the up/down flag
L14
     MOV32 { remote=L05,type=IMTOREG&REM,reg=NONE,data=1};
; Branch to the beginning
T.15
      BR { next=L00,cond_addr=L00,event=NOCOND};
; move the ECMP DF to register R which contains the current compare value
; (duty cycle)
     MOV32 { remote=L03,type=REMTOREG,reg=R};
L16
; Subtract the current duty cycle by the specified amount. This value is
; also changeable by CPU.
L17
     SUB { src1=R,src2=IMM,dest=S,rdest=NONE,data=DUTY_DECREMEMT,
            hr_data=DUTY_DECREMEMT_HR };
; As long as the subtraction result is greater than zero, we will keep
; decreasing the duty cyle or otherwise we will again change the up/down
; flag to up position. The destination register is A which contains the
; subtraction result.
L18
     BR { next=L19,cond_addr=L22,event=ZN};
; Insert the delay before decreasing to the next duty cycle.
     DJZ { next=L00,cond_addr=L20,reg=NONE,data=DECREMEMT_DELAY};
L19
; Move the subtraction result to the ECMP DF as the new duty cycle
L20
     MOV32 { next=L21,remote=L03,type=REGTOREM,reg=S};
; Reset the decrement delay to the specified amount
L21
     MOV32 { next=L00,remote=L19,type=IMTOREG&REM,reg=NONE,data=DECREMEMT_DELAY};
; Move the value 0 to the up/down flag so in the next LRP the program
; flow will execute the path to increase duty cycle.
     MOV32 { remote=L05,type=IMTOREG&REM,reg=NONE,data=0};
L22
; Branch to beginning
L23 BR { next=L00,cond_addr=L00,event=NOCOND};
; REM_DUTY data field stores the maximum duty cycle the PWM to be generated.
; The host CPU can change this value.
REM_DUTY ECMP { next=REM_DUTY,cond_addr=REM_DUTY,pin=0,reg=A,data=INIT_COMPARE,hr_data=0};
      BR { next=DUMMY,cond_addr=DUMMY,event=NOCOND,irq=OFF};
DUMMY
```



Example 1 Description

## 2.3 Example 1 N2HET2 Monitoring Flow Chart

Figure 5 illustrates a flowchart that tries to mimic the corresponding N2HET2 code sequence for monitoring the PWM. The flow chart is color coded to distinguish five major steps.

# N2HET2 Side PWM Monitoring Flowchart



# Figure 5. N2HET2 Monitoring Flow Chart



In step 1, the N2HET2 is put into a self-loop until a proper unlock key is written to the N2HET2. While the N2HET2 is locked, the host CPU can setup various parameters for the N2HET2 program. Even though the same intent can be achieved by globally turning off the N2HET2 via the HETGCR.TO bit there are other benefits to this unlock sequence. For example, you might write his N2HET code such that when certain event happens, it will interrupt the CPU and at the same time lock the N2HET by writing a lock key without CPU intervention. At this time the N2HET is frozen in a state for host CPU's examination until which time the CPU unlocks N2HET again. This step is not mandatory in each N2HET program especially if the code size is a limitation.

In step 2, the heart of the monitoring is the duty cycle measurement of the incoming PWM. Pusle count (PCNT) instruction is the ideal instruction to accomplish this task. PCNT can be configured to measure either a RISE2RISE or FALL2FALL period or to measure either a RISE2FALL (high phase) pulse or FALL2RISE (low phase) pulse. The measurement can be done in either loop resolution or high resolution. In high resolution, the accuracy of the measurement is at the HR granularity. One HR clock can be equal to the input functional clock (VCLK2) to the N2HET module. A 100 MHz VCLK2 will allow a measurement accuracy down to 10 ns.

The purpose of the step 3 is to skip the initial edges. Immediately after the N2HET2 is turned on and unlocked, the N2HET2 starts execution. The N2HET2 execution is asynchronous to the edges of the incoming PWM. If the first edge comes right after the N2HET is unlocked, the N2HET can measure incorrect period or pulse. Therefore, the first captured period or pulse is normally inaccurate. Normally, the host CPU needs to discard the first captured pulse or period. Here in step 3, it alleviates the CPU from determining when and how many edges to skip for an inaccurate capture with a built-in code sequence to skip an user-programmable number of edges. Note that immediately after the number of edges are skipped, it changes the number of edges to skip to zero. The reason is that the virtual counter used to count the number of edges will eventually overflow and restart from zero. Only skip edges as needed for the first time after the N2HET is unlocked, not after every time the counter overflows.

The step 4 performs various arithmetic operations to determine if the incoming PWM duty cycle is within the predefined valid range. If the measured duty cycle is outside the valid range then an interrupt is generated.

The step 5 is optional. In this example, an user-programmable N2HET2 pin is also asserted to indicate the monitor status. This allows you to view the N2HET1 PWM and the N2HET2 monitor status pin side-by-side on the scope.

## 2.4 Example 1 N2HET2 Monitoring Program

; this is the unlock key for code execution

.equ 0xA

The example N2HET2 program code is illustrated below. Directives using .equ are used to define some of the parameters to control the program. These parameters can be changed by you at assembly time. By default these parameters have initial values that are small for quick simulation using HET IDE. The host CPU can change these parameters in the host side application.

\*\*\*\*\* ; This example code is to be loaded to N2HET2 to monitor the PWM waveform generated ; by another source. The N2HET2 expects a range of valid duty cycles (specified in MAX\_DUTY ; and MIN\_DUTY) to be monitored. If the PWM waveform is out of range then the N2HET2 ; will generate an interrupt to the host CPU as well as set the specified pin high. ; N2HET2 will reset the pin if the monitored duty cycles are within the range between ; MIN DUTY and MAX DUTY. ; this is the pin number to monitor the PWM duty cycle PULSE\_MONITOR\_PIN\_NUM .equ 4 ; this is the maximum duty cycle of a valid range MAX DUTY .equ б ; this is the minimum duty cycle of a valid range MIN\_DUTY .equ 3 ; this is the number of rising edges on the PWM input to skip SKIP\_EDGES .equ 3 ; this is the pin number to assert/de-assert error ERROR\_PIN\_NUM .equ 0

UNLOCK KEY



; The data field of the MOV32 instruction contains an initial value (0x5) that is not ; equal to the key to unlock the NHET program. First the MOV32 instruction moves the ; initial value to a temporaray register T L00 MOV32 { remote=DUMMY,type=IMTOREG,reg=T,data=0x5,hr\_data=0}; ; Compare the register T value with the key to unlock NHET. The key to unlock is ; 0xA. If the key is not matched then go back to L00. The CPU is supposed to write ; the proper key (0xA) to unlock the NHET L01 ECMP { next=L00,hr\_lr=LOW,cond\_addr=L02,pin=0,reg=T,data=UNLOCK\_KEY,hr\_data=0}; ; Use PCNT to measure the high phase of the PWM using type=RISE2FALL ; Note that the pin selected to measure pulse is pin=PULSE\_MONITOR\_PIN\_NUM which ; is changeable by the host CPU. PCNT { hr\_lr=HIGH,type=RISE2FALL,pin=PULSE\_MONITOR\_PIN\_NUM}; L02 ; Use ECNT to first detect the number of rising edges. The purpose here is to throw ; away the measurements of the first few edges becasue the period/pulse measurement ; from PCNT will not be accurate for the first edge. L03 ECNT { cond\_addr=L05,pin=PULSE\_MONITOR\_PIN\_NUM,event=RISE,reg=R,data=0}; ; Compare with SKIP\_EDGES. Only when the number of edges is greater or equal to SKIP\_EDGES ; will we take the pulse measurement from PCNTs L04 MCMP { next=L00,hr\_lr=LOW,cond\_addr=L05,pin=0,order=REG\_GE\_DATA,reg=R,data=SKIP\_EDGES,hr\_data=0}; ; Reset the compare value to 0 so that when ECNT counter overflows it will not need ; to skip edges again. L05 MOV32 { remote=L04,type=IMTOREG&REM,reg=NONE,data=0x0,hr\_data=0}; ; Move the pulse captured by PCNT RISE2FALL to a temp register T MOV32 { remote=L02,type=REMTOREG,reg=T}; L06 ; Subtract the captured value in T by the max duty stored in REM\_MAX\_DUTY ; Note that the expected max duty stored in the REM\_MAX\_DUTY ; is actually the expected pulse plus one. For example, if the expected pulse is ; 10 then REM\_PULSE will store 11. The PCNT can measure the pulse with accuracy ; of +/-1 from the expected meaning it may measure within the bound of 9 to 11. ; If we set expected value to 11 then it eases our comparision so that the measured ; value should never be greater than REM\_MAX\_DUTY. The largest difference between ; the measured value against the expected value will be between 9 and 11. To ; tolerate this difference of 2 we first do the subtraction and then perform a right ; shift of the result by two bits. SUB { src1=REM, src2=T, dest=IMM, rdest=NONE, remote=REM\_MAX\_DUTY, smode=LSR, scount=2, data=0}; L07 ; If the captured pulse is larger than max duty then enable interrupt to the CPU ; and set the error pin BR { next=L09,cond\_addr=L11,event=LT,irq=ON}; L08 ; Subtract the min duty cycle boundary from the current captured pulse width. If ; the the min duty cycle is greater than the current pulse then it means the ; current pulse is smaller than the min duty which is out of bound. SUB { src1=REM,src2=T,dest=IMM,rdest=NONE,remote=REM\_MIN\_DUTY,smode=LSR,scount=2,data=0}; L09 ; Generate an interrupt and set the pin high if the current captured pulse width is ; out of range. L10 BR { next=L13,cond\_addr=L11,event=GT,irq=ON}; ; Move 0 to register A. The register A will be used by the subsequent ECMP instruction ; to compare with. The purpose is for the ECMP to have a compare match all the time. L11 MOV32 { remote=DUMMY,type=IMTOREG,reg=A,data=0}; ; Depending on the result of the substraction. If the subtraction result indicates that ; PWM to be monitored exceeds the expected amount, we will assert the ERROR\_PIN\_NUM. L12 ECMP { next=L00,hr\_lr=LOW,en\_pin\_action=ON,cond\_addr=L00,pin=ERROR\_PIN\_NUM,action=SET,reg=A,data=0};

## TEXAS INSTRUMENTS

www.ti.com

; If the subtraction result indicates that the PWM to be monitored does not exceed ; the epxected amount, we will clear the ERROR\_PIN\_NUM using the below ECMP instruction. L13 MOV32 { remote=DUMMY,type=IMTOREG,reg=A,data=0}; ; Clear the ERROR\_PIN\_NUM pin. L14 ECMP { next=L00,hr\_lr=LOW,en\_pin\_action=ON,cond\_addr=L00,pin=ERROR\_PIN\_NUM,action=CLEAR,reg=A,data=0}; ; The max duty is stored in the data field in the below dummy ECMP instruction. This ; instruction is never executed. REM\_MAX\_DUTY ECMP { next=REM\_MAX\_DUTY,cond\_addr=REM\_MAX\_DUTY,pin=0,reg=A,data=MAX\_DUTY,hr\_data=0}; ; The min duty is stored in the data field in the below dummy ECMP instruction. This ; instruction is never executed. REM\_MIN\_DUTY ECMP { next=REM\_MIN\_DUTY,cond\_addr=REM\_MIN\_DUTY,pin=0,reg=A,data=MIN\_DUTY,hr\_data=0}; ; This is a dummy instruction. It is more a HET IDE issue where in L00 if a ; remote address is not given it is throwing an error even though that in ; LOO there is no need to move data from/to the remote field. DUMMY BR { next=DUMMY,cond\_addr=DUMMY,event=NOCOND,irq=OFF};

## 2.4.1 N2HET Assembler

The N2HET code needs to be translated into the opcode that the N2HET can execute. This is done with the N2HET assembler *hetp*. The assembler can be executed on the command line. Here is an example of the command line to use for assembling the code for N2HET2 instance:

hetp -n1 -hc32 NHET2\_PWM\_Range\_Monitor.het

Note the argument -n1 that is passed to the assembler. The -n1 argument specifies the "x"-th N2HET module in the device. The valid value of x is 0-9. Normal convention is to use -n0 for N2HET1 in the device and -n1 for N2HET2. The -hc32 argument produces C header file (.h) and source file (.c) for the Texas Instruments TI's C compiler. Specifying the -nx argument will allow the assembler to produce unique header and source files per N2HET instance. A different N2HET program that generates the triangle wave should be assembled and loaded into the N2HET1 using the command below:

hetp -n0 -hc32 Async\_PWM\_Triangle\_Wave.het

### Example 1 Description

## 2.5 Example 1 HalCogen Setup

This example utilizes the HalCogen tool to configure the device. The target device selected in the HalCoGen for this example is the TMS570LS1227. It can be easily ported to other devices by following the steps below:

- 1. Create a new project: File  $\rightarrow$  New  $\rightarrow$  Project.
- 2. Enable only the N2HET drivers and disable the rest.

G	HAL Cod	le Generator -	- [TMS570LS12	27ZWT]	-	-		- 12		-
3	File Edit	t View Tools	Window I	Help						
	<b>1</b> • <b>4</b>		K D B H	100	<b>B</b>	Ŧ	. 🧶		)	A
J	TMS570LS	1227ZWT PIN	IMUX RTI	GIO SCI	LIN	SCI2	MIBS	PI1 SPI	2 1	/IBSPI
1	General	Driver Enable	SAFETY INIT	R4-MPU	J-PMU	Interr	rupts	VIM Gen	eral	VIM
	- Enable I	Driver Compilation	1 <u></u>							
	(P)	Click and mark	the required r	nodules fo	r driver	compila	ation fro	om belov	V:	
	in the second					M	Mark/Un	mark all d	rivers	
		Enable RTI drive	er 							
		Enable GIU drive	er							
		Enable SCI drive	f r / 🥅 Eashla S		CHINALI		(made)			
		Enable City drive		Ciz diver (5		NIN SCI	mode)			
		Enable SP drive	ns 12 driver <sup>⊶</sup> 14 driver <sup>⊷</sup>							
-		Enable MIBSPI Enable MI Enable MI Enable MI	drivers BSPI1 driver ** / BSPI3 driver ** / BSPI5 driver ** /	Enable	SPI1 driv SPI3 driv SPI5 driv	ver ver ver				
		Enable CAN driv Enable CA Enable CA Enable CA	ers N1 driver N2 driver N3 driver							
		Enable ADC driv Enable AD	ers C1 driver 🅶 C2 driver 😁							
	V	Enable HET driv Enable HE	ers T1 driver ** T2 driver **							



Example 1 Description

#### www.ti.com

# 3. Enable N2HET2 Interrupt. N2HET2 is mapped to VIM Channel 63.

HC I	AL Code Generator [TN	AS570LS1227ZV	VT]	-	and the state of		-	
÷ Fi	le Edit View Tools V	Vindow Help		_				
	) • 🛱 🚰 🔙 🗐   🐰 9	D B D C	-2 😪 🗉	- id	€ © ©			
TN	IS570LS1227ZWT PINMU	X RTI GIO	SCI LIN	SCI2 MIBS	SP11 SP12 M	MIBSPI3 SPI4	MIBSPI5 SPI1	SPI3 SPI5 CAN1
G	eneral Driver Enable SA	AFETY INIT R4	-MPU-PMU	Interrupts	VIM General	VIM RAM	VIM Channel 0-31	VIM Channel 32-63
	44 : CAN1 IF3	44				FIQ		
	45 : CAN3 High	45				FIQ		
	46 : CAN2 IF3	46				→ IRQ → FIQ		
	47 : FPU	47				→ IRQ → FIQ		
	48 : FlexRay TU	48				→ IRQ → FIQ		
	49 : SPI4 High	49				→ IRQ → FIQ		
	50 : ADC2 Event	50				FIQ		
	51 : ADC2 Group 1	51				FIQ		
	52 : FlexRay T0C	52				FIQ		
	53 : MIBSPIP5 High	53				FIQ		
	54 : SPI4 Low	54				→ IRQ → FIQ		
	55 : CAN3 Low	55				→ IRQ → FIQ		
	56 : MIBSPIP5 Low	56				→ IRQ → FIQ		
	57 : ADC2 Group 2	57				→ IRQ → FIQ		
	58 : FlexRay TU Error	58				→ IRQ → FIQ		
	59 : ADC2 Mag	59				→ IRQ → FIQ		
	60 : CAN3 IF3	60				→ IRQ → FIQ		
	61 : FSM_DONE	61				→ IRQ → FIQ		
	62 : FlexRay T1C	62				→ IRQ → FIQ		
	63 : HET2 level 0	63				→ IRQ → FIQ		



### Example 1 Description

4. Configure N2HET1. Make sure to enable the checkbox for "Enable Advanced Config Mode/Disable BlackBox Driver" and provide the header file (Async\_PWM\_Triangle\_Wave.h) and source file (Async\_PWM\_Triangle\_Wave.c) generated in Section 2.4.1. This step will bypass the default blackbox N2HET code provided by HalCoGen so that the custom N2HET code can be loaded to the N2HET module.

コー合語 J A A A A A A A A A A A A A A A A A A	😰 🖾 🖕 PIB SPI4 MIBSPI5 SPI1	l spi3 spi5 cat	VI CAN2 CAN3 4	ADC1 ADC2 HE
HET1 Global Timing Configuration Pwm 0-7 Pwm Interrupts Edge 0-7 Edge Inter	rupts Cap 0-7 Pin 0-7	Pin 8-15 Pin 16-23	Pin 24-31	
Global Timing Configuration	NHET Driver Settings			
HR Clock (MHz): 90.000	Enable Advanced	Config Mode / Disable B	lack Box Driver	
VCLK2 (MHz): 90.000 -0 -90.000				
	Select Header 'H' File		Select Source 'C' File	
Loop Time (ns): 800,000 LR Prescale: Actual LR Time (ns):	HET code\Async_P	WM_Triangle_\	HET code\Async_PWI	M_Triangle_\
HR Clock (MHz): 90.000 → 7 → 1422.222	Interrupt Enable Setting	\$		
	Addr 0/32/64/	Addr 1/33/65/	Addr 2/34/66/	Addr 3/35/67/
	Addr 4/36/68/	Addr 5/37/69/.	Addr 6/38/70/	Addr 7/39/71/.
ACTK5: 100000000000 1000000000000000	Addr 8/40/72/	Addr 9/41/73/	Addr 10/42/74/	Maddr 11/43/75
	Addr 12/44/76/	Addr 13/45/77/	Addr 14/46/78/	Addr 15/47/79
	Addr 16/48/80/	Addr 17/49/81/	Addr 18/50/82/	Addr 19/51/83
	Addr 20/52/84/	Addr 21/53/85/	Addr 22/54/86/	Addr 23/55/87
Program: 1 2 3 4 5 6 7	Addr 24/56/88/	Addr 25/57/89/	Addr 26/58/90/	Addr 27/59/91
	Addr 28/60/92/	Addr 29/61/93/	Addr 30/62/94/	Addr 31/63/95
- HET1 Debus Ontions				



5. Configure N2HET2. The custom code to be executed by the N2HET2 is the PWM Monitoring with the header file (NHET2\_PWM\_Range\_Monitor.h) and source file (NHET2\_PWM\_Range\_Monitor.c).

File Edit View Tools Window Help 고 : : : : : : : : : : : : : : : : : : :	🗃 🖾 📮	SPI3 SPI5 CAI	ANT CANZ CANT	ADC1 ADC2 HET1
IETZ Global Timing Configuration Pwm 0-7 Pwm Interrupts Edge 0-7 Edge Interr	upts Cap 0-7 Pin 0-7 Pi	n 8-15 Pin 16-18		
Global Timing Configuration	HET Driver Settings		74	
HR Prescale: Actual HR Clock (MHz): VCLK2 (MHz): 90.000 → 0 → 90.000	Colored United States	fig Mode / Disable B	lackBox Driver	
Loop Time (ns): 800.000 LR Prescale: Actual LR Time (ns): HR Clock (MHz): 90.000	HET code\NHET2_PW	M_Range_N	HET code\NHET2_PW	'M_Range_N
	-Interrupt Enable Settings-			
←Loop Resolution:	Addr 0/32/64/	Addr 1/33/65/	Addr 2/34/66/	Addr 3/35/67/
	Addr 8/40/72/	Addr 9/41/73/	Addr 10/42/74/	Addr 11/43/75/
	Addr 12/44/76/	Addr 13/45/77/	Addr 14/46/78/	Addr 15/47/79/
Program: 1 2 3 4 5 6 7 55 56 57 58 1 2	Addr 20/52/84/	Addr 21/53/85/	Addr 22/54/86/	Addr 23/55/87/
	Addr 28/60/92/	Addr 29/61/93/	Addr 30/62/94/	Addr 31/63/95/
HET2 Debug Options				
✓ Ignore Suspend				

6. Configure the PINMUX to bring the N2HET2[0] functional pin to the device C1 terminal on the HDK board. The N2HET2[0] is multiplexed with the GIOA[2]. The N2HET2[0] is used as the MONITOR\_ERROR\_PIN. This pin is set high when the PWM is out of the valid range. To probe the N2HET2[0] on the HDK, put the probe point at the GIOA[2] on the J11 expansion connector. Note that if a different N2HET2 pin is to be used for MONITOR\_ERROR\_PIN on the HDK then the PINMUX needs to be configured accordingly. For the Launchpad, the default pin selected for MONITOR\_ERROR\_PIN is the N2HET2[8]. N2HET2[8] is multiplexed with N2HET1[1]. The N2HET1[1] is brought out on the J9 expansion connector on the LaunchPad. Also note that on the application side the macro #define NHET2\_MONITOR\_ERROR\_PIN PIN\_HET\_0 is selecting N2HET2[0] by default. This setting will work if working with the HDK. You will need to change to #define NHET2\_MONITOR\_ERROR\_PIN PIN\_HET\_8 and rebuild the project in order to run the example on the LaunchPad.

ŀ	C HA	L Code (	Genera	tor - C:\Users\a	0321879	Documents\\	ly CCS V	Vorkspace NHI	ET Exampl	le\Async_l
	File	Edit	View	Tools Windo	ow Help					
1	ξ.	• 💣 🖆	) 🗔 (		3 9 6	- 🗟 🐼 🗉	] 📮	i 🌒 📮 i 🤇	90	2 🖓
	TMS	570LS122	27ZWT	PINMUX	rti gio	SCI LIN	SCI2	MIBSPI1 SP	I2 MIBS	PI3 SPI4
	Pin	Muxing	Spec	cial Pin Muxing						
		Enable	- / Disal	ole Perinherals						
		HET	Г1	GIOA	SPI2	MIBS	PI1 📃	SCI		
		HET	ſ2	GIOB	SPI4	MIBS	PI3 📃	RMII/ 🔲 MI	I	
		EMI	F	EQEP	AD1E	/T MIBS	PI5 -N Y	lote 'ou cannot use		
		EIP	WWW	ELAP	AD2E1		b	oth MII and RMI	J	
		Ball	Defaul	t Mux	Mux Opt	ion 1	Mux Op	tion 2	Mux Optic	on 3
			HET1_	_16	ETPWM	1SYNCI	ETPW	M1SYNCO	NONE	
		A4					-			
			HET1_	_26	MII_RXE	D_1	RMII_R	XD_1	NONE	
		A14								
		B2	MIBSP	I3NCS_2	I2C_SD/	A	HET1_	27	nTZ2	
,										
		<b>B</b> 3	HET1_	_22	NONE		NONE		NONE	
		R4	HET1_	_12	MIL_CRS	S	RMII_C	RS_DV	NONE	
		85	GIOA_	5	EXTCLK		ETPW	M1A	NONE	
		B11	HET1	_30	MII_RX	_DV	NONE		EQEP2S	
		B12	HET1_	_04	ETPWM	14B	NONE		NONE	
		C1	GIOA_	2	NONE		NONE		HET2_0	

J	C HAL	Code	Generator - C:\Users\	a0321879\Documents\M	My CCS Workspace NH	ET Example\Async_NH	IET1_PWM_NHET2_M	onitoring\Async_NHE
Z	File	Edit	View Tools Wind	ow Help				
	: []] •	đ 🖻	<b>7 🗔 🥥 </b> 🖌 🖓 🕻	1 9 C 🛛 🐼 🛛	], 🛛 🚳 , 🕬	99323,		
	TMS5	70LS12	27ZWT PINMUX	RTI GIO SCI LIN	SCI2 MIBSPI1 SP	P12 MIBSP13 SP14	MIBSPIS SP11 SI	PIB SPI5 CAN1
	Pin N	Muxing	Special Pin Muxing	Į.				
			AD1EVT	MII_RX_ER	RMII_RX_ER	NONE	NONE	NONE
	0	119						
		14	HET1_24	MIBSPI1NCS_5	MII_RXD_0	RMII_RXD_0	NONE	NONE
	'	.1						
		12	HET1_20	ETPWM6B	NONE	NONE	NONE	NONE
		-2						
		22	MIBSPI1NCS_0	MIBSPI1SOMI_1	MII_TXD_2	NONE	ECAP6	NONE
		12						
	1	-1	HET1_07	NONE	NONE	HET2_14	ETPWM7B	NONE
		e.						
٦	l i	11	HET1_03	SPI4NCS_0	NONE	NONE	HET2_10	EQEP2B
	V	12	HET1_01	SPI4NENA	NONE	NONE	HET2_08	EQEP2A

7. Select File  $\rightarrow$  Generate Code to generate the code.

## 2.6 Example 1 Host CPU Side Application Setup

On the host CPU side, its main task is to first initialize the device and configure both the N2HET1 and N2HET2 modules. Various macros are utilized to configure both the N2HET modules. Below are the list of changeable macros.

```
**/
/* Macros for configuring N2HET2
                                                      * /
/* Pin number in N2HET2 to monitor the PWM. */
#define NHET2_PIN_MONITOR PIN_HET_16
/* Max Duty cycle threshold beyond which N2HET2 will detect the PWM
* generated by N2HET1 as fail.
* If PWM_DUTY is larger than MAX_MONITOR_DUTY_THRESHOLD then N2HET2
* will detect the fail. */
#define MAX_MONITOR_DUTY_THRESHOLD 80.0
/* Min Duty cycle threshold beyond which N2HET2 will detect the PWM
* generated by N2HET1 as fail.
* If PWM_DUTY is less than MIN_MONITOR_DUTY_THRESHOLD then N2HET2
* will detect the fail. */
#define MIN_MONITOR_DUTY_THRESHOLD 20.0
/* Pin number in N2HET2 to assert when a monitor detects fail */
#define NHET2_MONITOR_ERROR_PIN PIN_HET_0
/* Macros for configuring N2HET1
                                                      */
```



Example 1 Description

```
/* Change to desired PWM Period in terms of (uS)
* the default 45.52uS will generate a 12-bit resolution on the PWM
* with each resolution equal to HR=VCLK2=11.11nS.
* 45.52uS / 11.11ns = 4096.
*/
#define PWM PERIOD
                    45.52F
/* Change to desired maximum duty in terms of (%)
* N2HET1 will generate a varying PWM from 0% duty to
* the maximum duty specified by PWM_DUTY */
#define PWM DUTY
                     100.0
/* allowable LR Prescaler values are 5, 6 and 7. Anything less will
 * will not have enough time slots for the N2HET program. HR prescaler
 * is always divide by 1 from VCLK2.
 * 7 -> one LR = 128 HR
* 6 -> one LR = 64 HR
* 5 -> one LR = 32 HR
*/
#define LRPFC 7
/* The NH2ET1 program will automatically increase the PWM
* modulation from 0% duty cycle to maximum duty cycle
\ast specified in PWM_DUTY. When PWM_DUTY is reached it starts
* to decrease the duty cycle from PWM_DUTY to 0%.
* DUTY_INCREMENT specifies the delta amount of duty cycle to
* change from one duty cycle to the next duty cycle while
* the duty cycle is increasing. This is expressed in terms
* of (%). For example specifying DUTY_INCREMENT equal to
* 2 will mean the duty cycle will start at 0% and the next
* duty cycle will be 2% at a 2% increment. If 0 is
* specified, then the N2HET1 will increment the duty cycle
* at 1 HR (High Resolution) clock */
#define DUTY_INCREMENT
                        0.0F
/* DUTY_INCREMEMT specifies the delta amount of duty cycle to
* change from one duty cycle to the next duty cycle while
\ast the duty cycle is decreasing. This is expressed in terms
* of (%). */
#define DUTY DECREMENT 0.0F
/* The increment delay is the delay at which the PWM modulation
* will increase the duty cycle from one duty cycle to the
* next duty cycle. This is expressed in terms
* of (uS). For example, if INCREMENT_DELAY is specified for
* 10.0F (equal to 10uS) then the N2HET1 will wait for 10uS
* before changing to the new duty cycle */
#define INCREMENT_DELAY 0.0F
/* Decrement delay. The Decrement delay is the delay at
* which the PWM will decrease the duty cycle. This is expressed
* in terms of (uS). */
#define DECREMENT_DELAY 0.0F
/* Pin number in N2HET1 to generate the PWM. */
#define NHET1_PIN_PWM PIN_HET_9
```

By default the NHET1\_PIN\_PWM is set to PIN\_HET\_9 (a.k.a. N2HET1[9]) and NHET2\_PIN\_MONITOR is set to PIN\_HET\_16 (a.k.a N2HET2[16]). The reason for this default setting is because N2HET1[9] and N2HET2[16] are multiplexed onto the same device package terminal. This means that when N2HET1 module outputs its PWM onto the device pin, the state of the pin is fed back via the input buffer to the N2HET2[16] input. Therefore, with this default setup, you need not have any external connection between the PWM output and the monitor input. If you want to try out different N2HET2 pin for monitoring, then you need to make sure an external connection is made.



The triangle waveform PWM generation as well as the PWM monitoring are mainly handled by both the N2HET modules without CPU intervention . The host CPU is mainly handling the device initialization and configuration of the two N2HET modules. The rest of the time the host CPU stays in a loop unless an interrupt is generated to notify the host CPU that the N2HET2 has detected an out of range failure.

```
void main(void)
/* USER CODE BEGIN (3) */
    /* This example uses the N2HET1 generate a triangle wave PWM and uses
    * N2HET2 to monitor the PWM.
     * N2HET1 program: Async_PWM_Triangle_Wave.het
     * N2HET2 program: N2HET2_PWM_Range_Monitor.het
     */
    /* Enable CPU IRQ interrupt */
   _enable_interrupt_();
    /* initialize N2HET1 and N2HET2 based on HalCoGen settings */
   hetInit();
    /* Configure additional settings of N2HET2 based on the macros settings */
   configNHET1();
    /* Configure additional settings of N2HET2 based on the macros settings */
   configNHET2();
    while(1);
/* USER CODE END */
}
```

# 2.7 Example 1 Project Directory Structure

This example project is named Async\_NHET1\_PWM\_NHET2\_Monitoring; Figure 6 shows the project directory structure. The two N2HET programs are contained under the HET code folder.



Figure 6. Async\_NHET1\_PWM\_NHET2\_Monitoring Project Directory Structure



### 3 Example 2 Description

In this example, the ePWM1 module is used to generate a fixed PWM on its ePWM1B pin. The N2HET2 is used to measure the PWM. The N2HET will constantly measure both the period and the duty cycle of the incoming PWM. If either the PWM period or duty cycle is not correct then the N2HET2 will assert the interrupt to the host CPU. The interrupt ISR will assert the nERROR pin. You should see the nERROR LED turned on. Upon detection of a failure, the N2HET2 will also stop itself.

Initially the ePWM1 is configured to generate a correct PWM with the right period and duty cycle. In order to experiment with different duty cycles and see how the N2HET2 will respond, you can press either the GIOA[7] switch on the HDK board or the GIOB[2] switch (User Switch A) on the LaunchPad. When pressed, a new but incorrect duty cycle is generated. The N2HET2 is expected to detect the failure. The nERROR LED will turn on for confirmation. Pressing the switch the second time, it will restore the ePWM to generate the correct PWM. The nERROR LED should turn off for confirmation. Every alternative time the switch is pressed, a new duty cycle with a 10% duty increment is generated. So the first time the switch is press, a 0% duty cycle is generated, the third time it is pressed, a 10% duty cycle PWM is generated, the fifth time it is pressed, a 20% duty cycle is generated and so on so forth. Every even times, the PWM is restored to the correct value. You can probe ePWM1B on the scope.



# 3.1 Example 2 N2HET2 Monitoring Flow Chart



# N2HET2 Side PWM Monitoring Flowchart





#### Example 2 Description

The example 2 N2HET2 program code is illustrated below:

Step 1, the N2HET2 is put into a self-loop until a proper unlock key is written to the N2HET2. While the N2HET2 is locked, the host CPU can setup various parameters for the N2HET2 program.

Step 2, two PCNT instructions are used to measure both the period and the duty cycle of the incoming PWM.

Step 3 is to skip the initial edges so erroneous measurements can be thrown out.

Step 4, the measured period and pulse are compared against the expected values.

If failure is detected, generate interrupt to the host CPU and lock the N2HET2. Once the N2HET2 is locked, the state of the N2HET2 is frozen for your examination. The host CPU can choose to unlock the N2HET2 again in the N2HET2 ISR after it handles the error situation.

### 3.2 Example 2 N2HET2 Monitoring Program

The example N2HET2 program code for this example is illustrated below:

\*\*\*\*\* ; This example code is to be loaded to N2HET2 to monitor the PWM waveform generated ; by another source such as the ePWM module. The N2HET2 expects a known good period and ; duty cycle to be measured. If the ePWM generates an unexpected PWM waveform then ; the NHET2 will generate an interrupt to the host CPU. ; Pin number that is used to measure the PWM period PERIOD\_MONITOR\_PIN\_NUM .equ 4 ; Pin number that is used to measure the PWM duty. At the device level, this pin ; can be the same pin as for period measurement by using the HRSHARE feature. DUTY\_MONITOR\_PIN\_NUM .equ 5 ; Number of rising edges to skip for the measurements SKIP\_EDGES .equ 3 ; Key to unlock N2HET UNLOCK\_KEY .equ 0xA ; The data field of the MOV32 instruction contains an initial value (0x5) that is not ; equal to the key to unlock the NHET program. First the MOV32 instruction moves the ; initial value toa temporaray register T L00 MOV32 { remote=DUMMY,type=IMTOREG,reg=T,data=0x5,hr\_data=0}; ; Compare the register T value with the key to unlock NHET. The key to unlock is ; 0xA. If the key is not matched then go back to L00. The CPU is supposed to write ; the proper key (0xA) to unlock the NHET ECMP { next=L00,hr\_lr=L0W,cond\_addr=L02,pin=0,reg=T,data=UNLOCK\_KEY,hr\_data=0}; T-01 ; Use PCNT RISE2RISE to measure period on the specified pin PCNT { hr\_lr=HIGH,type=RISE2RISE,pin=PERIOD\_MONITOR\_PIN\_NUM}; L02 ; Use another PCNT to measure the high phase of the PWM using type=RISE2FALL ; Note that the pin selected to measure pulse is pin=4. User must enable the HRSHARE ; feature in the NHET module so that PERIOD\_MONITOR\_PIN\_NUM and DUTY\_MONITOR\_PIN\_NUM ; will both share PERIOD\_MONITOR\_PIN\_NUM on the device. ; Also note that the pin can be changed by the CPU. PERIOD\_MONITOR\_PIN\_NU is used ; as the default pin in this example. The reason to choose pin4 is that it shares ; the same muxed pin with eTPWM1B pin so that pin4/5 can be used to monitor eTPWM1B ; without any external connnection. L03 PCNT { hr\_lr=HIGH,type=RISE2FALL,pin=DUTY\_MONITOR\_PIN\_NUM}; ; Use ECNT to first detect the number of rising edges. The purpose here is to throw ; away the first rising edges becasue the period/pulse measurement from PCNT will ; not be accurate for the first edge. ECNT { cond\_addr=L05,pin=PERIOD\_MONITOR\_PIN\_NUM,event=RISE,reg=R,data=0}; L04

; Compare with 3. Only when the number of edges is greater or equal to 3 will we ; take the pulse measurement from PCNTs  $% \left( {{{\rm{T}}_{{\rm{T}}}} \right)$ 



#### Example 2 Description

MCMP { next=L00,hr\_lr=L0W,cond\_addr=L06,pin=0,order=REG\_GE\_DATA,reg=R,data=SKIP\_EDGES}; L05 ; After the specified edges are detected, reset the compare value to 0 ; so that when ECNT counter overflows it will not need to skip edges again. L06 MOV32 { remote=L05,type=IMTOREG&REM,reg=NONE,data=0x0,hr\_data=0}; ; Move the period captured by PCNT RISE2RISE to a temp register T L07 MOV32 { remote=L02,type=REMTOREG,reg=T}; ; Subtract the captured value in T to the expected period value stored in the ; label REM\_PERIOD. Note that the expected period stored in REM\_PERIOD ; is actually the expected period plus one. For example, if the expected period is ; 10 then REM\_PERIOD will store 11. The PCNT can measure the period with accuracy ; of +/-1 from the expected meaning it may measure within the bound of 9 to 11. ; If we set expected value to 11 then it eases our comparision so that the measured ; value should never be greater than REM\_PERIOD. The largest difference between ; the measured value against the expected value will be between 9 and 11. To ; tolerate this difference of 2 we first do the subtraction and then perform a right ; shift of the result by two bits. SUB { src1=REM, src2=T, dest=IMM, rdest=NONE, remote=REM\_PERIOD, smode=LSR, scount=2, data=0}; L08 ; If the compare does not match then enable interrupt to the CPU L09 BR { cond\_addr=L13,event=NZ,irq=ON}; ; Move the pulse measurement stored in L03 to a temp register T MOV32 { remote=L03,type=REMTOREG,reg=T}; L10 ; Compare the measured pulse value with the epxected pulse value stored at ; REM DUTY. L11 SUB { src1=REM, src2=T, dest=IMM, rdest=NONE, remote=REM\_DUTY, smode=LSR, scount=2, data=0}; ;The subtract result should be zero if the measured pulse is equal to the expected pulse ; width. If not equal we will assert interrupt to the CPU BR { next=L00,cond\_addr=L13,event=NZ,irq=ON}; L12 ; Once the mimatch is detected, we have a simple handler starting at L13 where we ; first move a disable value to L00 data field to stop the NHET program. L13 MOV32 { remote=L00,type=IMTOREG&REM,reg=NONE,data=5,hr\_data=0}; ; We also clear the ECNT data field and also the R register. The R register also ; stores the current number of rising edges detected. The purpose is that once ; the CPU handles the mismatch in the interrupt ISR, it will restore the PWM ; generation and we want to throw away the PCNT period/pusle measurement for ; the first three rising edge again. L14 MOV32 { next=L15, remote=L04, type=IMTOREG&REM, reg=R, data=0}; ; Reload the compare value for number of risng edgeds to skip MOV32 { next=L00,remote=L05,type=IMTOREG&REM,reg=NONE,data=SKIP\_EDGES}; L15 ; REM\_PERIOD data field stores the expected period of the input. CPU needs ; to first initialize the expected value by writing to the data field here. REM\_PERIOD BR { next=REM\_DUTY,cond\_addr=REM\_DUTY,event=NOCOND,irq=OFF}; ; REM\_DUTY data field stores the expected high phase pulse of the input. CPU ; needs to first initialize the expected value by writing to the data field here. REM\_DUTY BR { next=REM\_DUTY, cond\_addr=REM\_DUTY, event=NOCOND, irq=ON}; ; This is a dummy instruction. It is more a HET IDE issue where in LOO if a ; remote address is not given it is throwing an error even though that in ; LOO there is no need to move data from/to the remote field. BR { next=DUMMY,cond\_addr=DUMMY,event=NOCOND,irq=OFF}; DUMMY



Example 2 Description

## 3.3 Example 2 HalCoGen Setup

This example utilizes the HalCogen tool to configure the device. The target device selected in the HalCoGen for this example is the TMS570LS1224PGE. It can be ported to other variant devices that also contain the ePWM modules.

- 1. Create a new project: File  $\rightarrow$  New  $\rightarrow$  Project.
- 2. Enable GIO, N2HET2 and ePWM drivers.

HAL Code Generator - C:\Users\a0321879\Documents\My CCS Workspace NHET Examp	le\
File Edit View Tools Window Help	
: <mark>`@</mark> ▼∰ <b>`</b> @@}, *10 ° <b>?</b> <del>`</del> @ <del>`</del> } <u>`</u> `@ @ 8	ii E
TMS570LS1224PGE PINMUX RTI GIO SCI LIN SCI2 MIBSPII MIBSPI3 SI	PI4
General Driver Enable SAFETY INIT R4-MPU-PMU Interrupts VIM General VI	М
Enable Driver Compilation	1
Click and mark the required modules for driver compilation from below:	
Enable RTI driver	
Enable GIO driver **	
Enable SCI driver **	
Enable LIN driver / Enable SCI2 driver (SCILIN:LIN in SCI mode)	
Enable SPI drivers	
Enable SPI2 driver	
Enable MIBSPI drivers	
Enable MIBSPI1 driver ** / Enable SPI1 driver **	
Enable MIBSPI5 driver ** / Enable SPI5 driver **	
Enable CAN drivers	
Enable CAN1 driver	
Enable CAN3 driver	
Enable ADC drivers	
Enable ADC1 driver **	
Enable HET drivers	
Enable HET1 driver **	
Enable HET2 driver **	
Enable I2C driver **	
Enable DCC driver	
Enable CRC driver	
Enable EQEP driver	
Enable ETPWM driver	

#### 3. Enable GIO and N2HET interrupts.



HA	AL Code	e Genera	tor - C:\	Use	ers\a03	21879\[	Docun	nents\M	y CCS	Wo
File	e Edit	View	Tools	w	indow	Help			_	
ŀ	- 🛱 🛛	2	Ø   X	6		50	-2	23 🗉	Ŧ	
MS	S570LS1	224PGE	PINM	UX	RTI	GIO	SCI	LIN	SCI2	M)
Ge	neral	Driver E	nable	SA	FETY IN	NIT R4	4-MPL	J-PMU	Inter	rupt
	48 : Flex	kRay TU			48		]—	-		
	49 : SPI	14 High			49		]—			
	50 : AD	C2 Event	t		50		]—			
	51 : AD	C2 Group	01		51		]—	-		
	52 : Flex	kRay TOC	2		52		]—	-		
	53 : MIE	BSPIP5 H	ligh		53		]			
	54 : SPI	l4 Low			54		]—			
	55 : CAI	N3 Low			55		]—			
	56 : MIE	BSPIP5 L	ow		56		]			
	57 : AD	C2 Group	2		57		]—			
	58 : Flex	kRay TU	Error		58		]—			
	59 : AD	C2 Mag			59		]—			
	60 : CAI	N3 IF3			60		]—	-	-	
	61 : FSI	M_DONE	:		61		]			
	62 : Flex	kRay T10	2		62		]			
	63 : HE	T2 level	D		63		]—			



Example 2 Description

## 4. Configure N2HET2 to load the custom program.

HAL Code Generator - C:\Users\a0321879\Documents\My CCS Workspace NHET Example\L	S12x_ePWM_NHET_PCNT_Monitor\LS12x_ePWM_NHET_PCNT_Monitor.hcg - [HET2]
File Edit View Tools Window Help	
TMS570LS1224PGE PINMUX RTI GIO SCI LIN SCI2 MIBSPI1 MIBSPI3 SPI4	MIBSPI5 SPI1 SPI3 SPI5 CAN1 CAN2 CAN3 ADC1 ADC2 HET1 HET2 E
HET2 Global Timing Configuration Pwm 0-7 Pwm Interrupts Edge 0-7 Edge Interrupt	ots Cap 0-7 Pin 0-7 Pin 8-15 Pin 16-18
■ Global Timing Configuration —	HET Driver Settings
HR Clock (MHz): 80.000	III Enable Advanced Config Made / Disable PlackPay Driver
HR Prescale: Actual HR Clock (MHz): VCLK2 (MHz): 80.000 → 0 → 80.000	
Loss Time (w) 1000	Select Header 'H' File Select Source 'C' File
LR Prescale: Actual LR Time (ns):	HET code\NHET2_PWM_Monitor
HR Clock (MHz): 80.000 - 7 - 1600.000	Internit Enable Settings
Loop Resolution:	Addr 0/32/64/ Addr 1/33/65/ Addr 2/34/66/ Addr 3/35/67/
	Addr 4/36/68/ Addr 5/37/69/ Addr 6/38/70/ Addr 7/39/71/
	Addr 8/40/72/ Addr 9/41/73/ Addr 10/42/74/ Addr 11/43/75/
	Addr 12/44/76/ Addr 13/45/77/ Addr 14/46/78/ Addr 15/47/79/
	Addr 16/48/80/ Addr 17/49/81/ Addr 18/50/82/ Addr 19/51/83/
	Addr 20/52/84/ Addr 21/53/85/ Addr 22/54/86/ Addr 23/55/87/
Program: 1 2 3 4 5 6 7 55 56 57 58 1 2	Addr 24/56/88/ Addr 25/57/89/ Addr 26/58/90/ Addr 27/59/91/
	Addr 28/60/92/ Addr 29/61/93/ Addr 30/62/94/ Addr 31/63/95/

5. Enable ePWM1.

	HC HAL Code Generator - C:\Users\a0321879\Do
2	File Edit View Tools Window Help
	ことの「昭母や一時四郎・四郎
	TMS570LS1224PGE PINMUX RTI GIO S
	General ETPWM1 ETPWM2 ETPWM3
	Enable ETPWM modules
	Enable ETPWM1
	Enable ETPWM2
	Enable ETPWM3
	Enable ETPWM4
	Enable ETPWM5
-	Enable ETPWM6
	Enable ETPWM7



6. Enable GIOA[7] and GIOB[2] to generate interrupt on falling edge.





#### Example 2 Description

7. Configure ePWM1B as the functional pin on the device package pin 16 if the Launchpad is used. The launchpad contains a 144-pin PGE package. Note that if the HDK is used for this example where the 337ZWT BGA is on board then the device terminal would have been H3. However, from the PINMUX configuration point of view, they are the same. As can be seen in the Pin Muxing tab screenshot, the HET2\_4 (a.k.a N2HET2[4] is also multiplexed with ePWM1B. This means that when ePWM1 module outputs its PWM onto the device pin, the state of the pin is fed back via the input buffer to the N2HET2[4] input. Therefore, with this default setup, you need not have any external connection between the PWM output and the monitor input. If you want to try out different N2HET2 pin for monitoring, then you need to make sure an external connection is made.

	HAL Code	Generator - C:\User	s\a0321879\Document	s\My CCS Workspace	NHET Example\LS12	x_ePWM_NHET_PCNT_	Monitor\LS12x_ePWM_N	IHET_PCNT_Monitor.h	
23	File Edit	View Tools Win	idow Help						
	TMS570LS12	224PGE PINMUX	RTI GIO SCI LIN	N SCI2 MIBSPIL	MIBSPI3 SPI4 M	IIBSPI5 SPI1 SPI3	SPI5 CAN1 CAN2	CAN3 ADC1 AD	
	Pin Muxing	g Special Pin Muxi	ng						
-	- Enab	le / Disable Peripherals							
<u>ь</u> ^	HE	T1 🔄 GIOA	MIBSPI1 SC	ECAP				1	
	E HE	T2 📃 GIOB	MIBSPI3				List Conflicts		
	AD	AD1EVT III I2C III MIBSPI5							
	AD	ZEVI EQEP	E SPI4	PVVM			Total Conflicts: 0		
	Pin	Default Mux	Mux Option 1	Mux Option 2	Mux Option 3	Mux Option 4	Mux Option 5	Conflict?	
		MIBSPI3NCS_3	I2C_SCL	HET1_29	nTZ1	NONE	NONE		
	3		- <u>E</u>		-6-				
		MIBSPI3NCS_2	I2C_SDA	HET1_27	nTZ2	NONE	NONE		
	4							-m	
		HET1_11	MIBSPI3NCS_4	HET2_18	NONE	NONE	ETPWM1SYNCO		
	6						<u>— n n – </u>		
		GIOA_2	NONE	NONE	HET2_0	EQEP2I	NONE		
	9								
		GIOA_5	EXTCLKIN	ETPWM1A	NONE	NONE	NONE		
	14								
		GIOA_6	HET2_4	ETPWM1B	NONE	NONE	NONE		
	16								



8. Configure GIOB[2] pin to receive the switch input on the Launchpad. This step is only necessary for example running on Launchpad.

File Edit	View Tools	Window	Help					
🖓 • 🔂 🖆		D B	500	🛯 🔁 🗧		19,	: 3	
TMS570LS12	24PGE PINMU	IX RTI	GIO SCI	LIN S	CI2 N	AIBSP11	MIBSPE	
Pin Muxing	Special Pin N	luxing						
Gener	al							
V Use	GIOB 2 for disab	ling selec	ted HET2 PWN	1 outputs				
1222,000	1763 / <del>1 -</del> 763/08/84/8	100 <b>-</b> 00-000						
	Use Alternate ADC ' Trigger Option-A'							
Use	Alternate ADC ' 1	Trigger Op	tion-A'					
Use Use	Alternate ADC ' 1 Alternate ADC ' 1	Trigger Op Trigger Op	tion-A' tion-B'					
Use Use ETPW	Alternate ADC ' 1 Alternate ADC ' 1	Trigger Op Trigger Op	rtion-A' rtion-B'					
ETPW	Altemate ADC ' 1 Altemate ADC ' 1 M M1 EQEPERR12	Trigger Op Trigger Op 2	rtion-A' rtion-B'	able Time E	Base Syn	10		
ETPW ETPW	Altemate ADC 11 Altemate ADC 11 M M1 EQEPERR12 M2 EQEPERR12	Trigger Op Trigger Op 2 • 2 •	rtion-A" rtion-B Ena Ena	able Time E able TBCLF	Base Sync	IC		
ETPW ETPW ETPW ETPW	Alternate ADC ' 1 Alternate ADC ' 1 M M1 EQEPERR12 M2 EQEPERR12 M3 EQEPERR12	Trigger Op Trigger Op 2 • 2 • 2 •	rtion-A' rtion-B' Ena Ena nTZ1	able Time E able TBCLF ASYNC	Base Syn Ksync	10		
ETPW ETPW ETPW ETPW ETPW	Altemate ADC 11 Altemate ADC 11 M M1 EQEPERR12 M2 EQEPERR12 M3 EQEPERR12 M4 EQEPERR12	Trigger Op Trigger Op 2 • 2 • 2 • 2 • 2 •	tion-A' tion-B' Ena nTZ1 nTZ2	able Time E able TBCLF ASYNC ASYNC	Base Syn Ksync			
ETPW ETPW ETPW ETPW ETPW ETPW ETPW	Altemate ADC ' 1 Altemate ADC ' 1 M M1 EQEPERR12 M2 EQEPERR12 M3 EQEPERR12 M4 EQEPERR12 M5 EQEPERR12	Trigger Op Trigger Op 2 • 2 • 2 • 2 • 2 • 2 • 2 • 2 •	ntion-A' ntion-B' Ena nTZ1 nTZ2 nTZ3	able Time E able TBCLF ASYNC ASYNC ASYNC	Base Syn Ksync			
ETPW ETPW ETPW ETPW ETPW ETPW ETPW ETPW	Altemate ADC ' 1 Altemate ADC ' 1 M M1 EQEPERR12 M2 EQEPERR12 M3 EQEPERR12 M4 EQEPERR12 M5 EQEPERR12 M6 EQEPERR12	Trigger Op Trigger Op 2 • 2 • 2 • 2 • 2 • 2 • 2 • 2 • 2 •	tion-A' tion-B Ena nTZ1 nTZ2 nTZ3 EPWM	able Time E able TBCLF ASYNC ASYNC ASYNC 11SYNCI	Base Syn (sync			

9. File  $\rightarrow$  Generate code.



Example 2 Description

## 3.4 Example 2 Host CPU Side Application Setup

On the host CPU side, its main task is to first initialize the device and configure both the ePWM1 and N2HET2 modules. Various macros are utilized to configure both the ePWM1 and N2HET2 modules. Below are the list of the changeable macros:

```
/* Change to desired PWM Period in terms of (uS) */
#define PWM_PERIOD 100.0F
/* Change to desired High Phase Duty in terms of (%) */
#define PWM_DUTY 55.0F
/* High Speed Time-Base Clock Prescale */
#define HSPCLKDIV 1
/* Time-base Clock Prescale */
#define CLKDIV 1
/* Pin number in N2HET2 to monitor the ePWM1B. */
#define NHET2_PIN_MONITOR PIN_HET_4
```

The PWM generation as well as the PWM monitoring are mainly handled by the ePWM1 and N2HET2 modules without CPU intervention. After the CPU finishes the configuration, it stays in a loop unless an interrupt is generated to notify the host CPU that the N2HET2 has detected an out of range failure. Here is the code snippet of the *main()*, the N2HET2 ISR and the GIO ISR.

```
void main(void)
{
/* USER CODE BEGIN (3) */
    /* NOTE:
     * the HET program loaded into N2HET2 is a custom program created using HET IDE. The N2HET2
     * program is written to capture and measure the PWM signal generated by the ePWM1 module.
     * N2HET2 program: NHET2_PWM_Monitor.het
     * ePWM1B and N2HET2[4] are multiplexed together, a PWM generated by ePWM1 on ePWM1B can
     * be captured by the N2HET2[4] without configuring the PINMUX and without creating an
     * external connection. If user wants to use a different N2HET2 pin to monitor the ePWM1B
     * then an external connection must be made between the nPWM1B and the specified
     * N2HET2 pin.
     */
    /* Enable CPU IRQ interrupt */
    _enable_interrupt_();
    /* initialize N2HET2 based on HalCoGen settings */
    hetInit();
    /* Initialize GIO based on HalCoGen settings */
    gioInit();
    /* Initialize ePWM based on HalCoGen settings */
    etpwmInit();
    /* Configure additional settings of ePWM based on the macros settings */
    configEPWM();
    /* Configure additional settings of N2HET2 based on the macros settings */
    configNHET2();
    while(1);
/* USER CODE END */
}
void hetNotification(hetBASE_t *het, uint32 offset)
{
    /* Turn ON nERROR LED */
    esmREG \rightarrow EKR = 0xA;
    if (offset == (pHET_L12_1+1) ) {
        /* bad_duty keeps track the number of times
           the N2HET2 ISR is entered due to pulse mismatch */
        bad_duty++;
    } else if (offset == (pHET_L09_1+1)) {
```



```
Example 2 Description
```

```
/* bad_period keeps track the number of times
           the N2HET2 ISR is entered due to period mismatch */
        bad_period++;
    } else {
        /* Should never come here */
        while (1);
    }
}
void gioNotification(gioPORT_t *port, uint32 bit)
{
    uint16 bad_CMPB;
    if ((bit == gioB_2) || bit == (gioA_7)){
        /* each time a switch is press, it either changes the duty cycle to an
         * failure value or restore to the expected value using variable "odd"
        */
        if ((odd % 2) == 0) {
            /* change the high phase width generated by ePWM1 by stepping through
             * different duty cycle % from 0% to 100% at a 10% increment.
             */
            bad_CMPB = ((odd >> 1) % 11) * (TBPRD) / 10 ;
            etpwmSetCmpB(etpwmREG1, bad_CMPB);
        } else {
            /* Restore the epxected duty width */
            etpwmSetCmpB(etpwmREG1, CMPB);
            /* Unlock the NHET program again. */
            hetRAM2->Instruction[pHET_L00_1].Data = UNLOCK_KEY << 7;</pre>
            /* Turn OFF nERROR LED */
            esmREG \rightarrow EKR = 0x0;
        }
    } else {
        /* should never come here since only GIOB[2] and GIOA[7] are enabled for interrupt */
        while (1);
    }
    odd++;
}
```

# 3.5 Example 2 Project Directory Structure

This example project is named LS12x\_ePWM\_NHET\_PCNT\_Monitor; Figure 8 shows the project directory structure. The N2HET source program is stored under the HET code folder.



Figure 8. LS12x\_ePWM\_NHET\_PCNT\_Monitor Project Directory Structure

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated