www.ti.com

SLLS935A -AUGUST 2008-REVISED AUGUST 2012

70-V Fault-Protected RS-485 Transceiver With Cable Invert

Check for Samples: SN65HVD1794, SN65HVD1795, SN65HVD1796

FEATURES

- Bus-Pin Fault Protection to > ±70 V
- Cable Invert Function Allows Correction for Reversed Bus Pins
- Common-Mode Voltage Range (-20 V to 25 V)
 More Than Doubles TIA/EIA 485 Requirement
- Bus I/O Protection
 - ±16 kV JEDEC HBM Protection
- Reduced Unit Load for Up to 256 Nodes

- Failsafe Receiver for Open-Circuit, Short-Circuit and Idle-Bus Conditions
- Low Power Consumption
 - I_{CC} 5 mA Quiescent During Operation
- Power-Up, Power-Down Glitch-Free Operation

APPLICATIONS

Designed for RS-485 and RS-422 Networks

DESCRIPTION

These devices are designed to survive overvoltage faults such as direct shorts to power supplies, mis-wiring faults, connector failures, cable crushes, and tool mis-applications. They are also robust to ESD events, with high levels of protection to human-body model specifications.

These devices combine a differential driver and a differential receiver, which operate from a single power supply. The driver differential outputs and the receiver differential inputs are connected internally to for a bus port suitable for half-duplex (two-wire bus) communication. A cable invert pin (INV) allows active correction of miswires that may occur during installation. Upon detecting communication errors, the user can apply a logic HIGH to the INV pin, effectively inverting the polarity of the differential bus port, thereby correcting for the reversed bus wires.

These devices feature a wide common-mode voltage range, making them suitable for multi-point applications over long cable runs. These devices are characterized from -40°C to 105°C.




Table 1. PRODUCT SELECTION GUIDE

PART NUMBER	DUPLEX	SIGNALING RATE	NODES	CABLE LENGTH	
SN65HVD1794	Half	115 kbps	Up to 256	1500 m	
SN65HVD1795 PREVIEW	Half	1 Mbps	Up to 256	150 m	
SN65HVD1796 PREVIEW	Half	10 Mbps	Up to 64	50 m	

For similar features with 3.3 V supply operation, see the SN65HVD1781 (SLLS877).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DEVICE INFORMATION




Figure 1. SN65HVD17xx With Inverting Feature to Correct for Miswired Cables

DRIVER FUNCTION TABLE

INPUT	ENABLE	INVERT	OUT	PUTS	
D	DE	INV	Α	В	
Н	Н	L	Н	L	Actively drive normal bus High
L	Н	L	L	Н	Actively drive normal bus Low
Н	Н	Н	L	Н	Actively drive inverted bus High (drive normal bus Low)
L	Н	Н	Н	L	Actively drive inverted bus Low (drive normal bus High)
Х	L	Х	Z	Z	Driver disabled
X	OPEN	Χ	Z	Z	Driver disabled by default
OPEN	Н	L	Н	L	Actively drive bus High by default
OPEN	Н	Н	L	Н	Actively drive bus Low by default (inverted cable)

RECEIVER FUNCTION TABLE

DIFFERENTIAL INPUT	INVERT	OUTPUT	
$V_{ID} = V_A - V_B$	INV	R	
V •V	L or OPEN	Н	Receive valid bus High
$V_{IT+} < V_{ID}$	Н	L	Receive inverted bus Low
$V_{IT-} < V_{ID} < V_{IT+}$	X	?	Indeterminate bus state
V ·V	L or OPEN	L	Receive valid bus Low
$V_{ID} < V_{IT-}$	Н	Н	Receive inverted bus High
Open circuit hue	L or OPEN	Н	Fail-safe high output
Open-circuit bus	Н	L	Failsafe inverted output
Short-circuit bus	L or OPEN	Н	Fail-safe high output
Short-circuit bus	Н	L	Failsafe inverted output
Idla (tarminatad) bus	L or OPEN	Н	Fail-safe high output
Idle (terminated) bus	Н	L	Failsafe inverted output

www.ti.com

ABSOLUTE MAXIMUM RATINGS(1)

		VALUE	UNIT
V _{CC}	Supply voltage	-0.5 to 7	V
	Voltage range at A and B pins with respect to GND	-70 to 70	V
	Voltage range across A and B pins (differential)	-70 to 70	V
	Input voltage range at any logic pin	-0.3 to V _{CC} + 0.3	V
	Voltage input range, transient pulse, A and B, through 100 Ω	-100 to 100	V
	Receiver output current	-24 to 24	mA
ΓJ	Junction temperature	170	°C
	Continuous total power dissipation	See Dissipation Rating Table	
	IEC 60749-26 ESD (human-body model), bus terminals and GND	±16	kV
	JEDEC Standard 22, Test Method A114 (human-body model), bus terminals and GND	±16	kV
	JEDEC Standard 22, Test Method A114 (human-body model), all pins	±4	kV
	JEDEC Standard 22, Test Method C101 (charged-device model), all pins	±2	kV
	JEDEC Standard 22, Test Method A115 (machine model), all pins	±400	V

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


PACKAGE DISSIPATION RATINGS

PACKAGE	JEDEC THERMAL MODEL	T _A < 25°C RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C RATING	T _A = 105°C RATING
COIC (D) 0 min	High-K	905 mW	7.25 mW/°C	470 mW	325 mW
SOIC (D) 8-pin	Low-K	516 mW	4.1 mW/°C	268 mW	186 mW
DDID (D) 0 nin	High-K	2119 mW	16.9 mW/°C	1100 mW	763 mW
PDIP (P) 8-pin	Low-K	976 mW	7.8 mW/°C	508 mW	352 mW

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT	
V_{CC}	Supply voltage		4.5	5	5.5	V	
VI	Input voltage at	any bus terminal (separately or common mode) ⁽¹⁾	-20		25	V	
V _{IH}	High-level input	voltage (driver, driver enable, and invert inputs)	2		V _{CC}	V	
V_{IL}	Low-level input	voltage (driver, driver enable, and invert inputs)	0		8.0	V	
V_{ID}	Differential input voltage		-25		25	V	
	Output current,	driver	-60		60	mA	
IO	Output current,	receiver	-8		8	mA	
R_L	Differential load	resistance	54	60		Ω	
C_L	Differential load	capacitance		50		pF	
		HVD1794			115	kbps	
1/t _{UI}	Signaling rate	HVD1795			1	Mana	
		HVD1796			10	Mbps	
T _A	Operating free-a	ir temperature (See application section for thermal information)	-40		105	°C	
TJ	Junction temper	ature	-40		150	°C	

⁽¹⁾ By convention, the least positive (most negative) limit is designated as minimum in this data sheet.





ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
		RS-485 with	T _A ≤ 85°	С	1.5			
V _{OD}	Driver differential output voltage magnitude	common-mode load, $V_{CC} > 4.75 \text{ V}$, see Figure 2	T _A ≤ 105	5°C	1.4			V
		$R_L = 54 \Omega, 4.75 V \le V$	_{CC} ≤ 5.25	V	1.5	2		
		$R_L = 100 \Omega, 4.75 V \le 100$	V _{CC} ≤ 5.2	5 V	2	2.5		
$\Delta V_{OD} $	Change in magnitude of driver differential output voltage	R _L = 54 Ω			-0.2	0	0.2	V
V _{OC(SS)}	Steady-state common-mode output voltage				1	V _{CC} /2	3	V
ΔV_{OC}	Change in differential driver output common- mode voltage				-100	0	100	mV
V _{OC(PP)}	Peak-to-peak driver common-mode output voltage	Center of two 27-Ω los Figure 3	ad resistor	s, See		500		mV
C _{OD}	Differential output capacitance					23		pF
V_{IT+}	Positive-going receiver differential input voltage threshold					-100	-10	mV
V_{IT-}	Negative-going receiver differential input voltage threshold	V _{CM} = -20 V to 25 V			-200	-150		mV
V_{HYS}	Receiver differential input voltage threshold hysteresis $(V_{\text{IT+}} - V_{\text{IT-}})$				30	50		mV
V_{OH}	Receiver high-level output voltage	$I_{OH} = -8 \text{ mA}$			2.4	V _{CC} - 0.3		V
V	Receiver low-level output voltage	I _{OL} = 8 mA	$T_A \le 85^\circ$	С		0.2	0.4	V
V _{OL}	Receiver low-level output voltage	IOL = 0 IIIA	T _A ≤ 105	5°C		0.2	0.5	V
II	Driver input, driver enable, and invert input current				-100		100	μΑ
I _{OS}	Driver short-circuit output current				-250		250	mA
			94, 95	V _I = 12 V		75	125	
I _I	Bus input current (disabled driver)	$V_{CC} = 4.5 \text{ to } 5.5 \text{ V or}$	94, 93	$V_I = -7 V$	-100	-40		μA
ij Dus ii	bus input current (disabled differ)	$V_{CC} = 0 \text{ V}, DE \text{ at } 0 \text{ V}$	96	V _I = 12 V			500	μΛ
			30	$V_I = -7 V$	-400			
loo	Supply current (quiescent)	Driver enabled	DE = 5V	DE = 5V		4	6	mA
I _{CC}	ouppry ourreint (quiescerit)	Driver disabled	DE = GN	ND		2	4	
	Supply current (dynamic)	See TYPICAL CHARA	ACTERIST	TCS section				



SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITION	TEST CONDITIONS			MAX	UNIT
DRIVER (H)	/D1794)					,	
t _r , t _f	Driver differential output rise/fall time			0.4	1.7	2.6	μs
t _{PHL} , t _{PLH}	Driver propagation delay	$R_1 = 54 \Omega, C_1 = 50 pF, See F$		0.8	2	μs	
t _{SK(P)}	Driver differential output pulse skew, tpHL - tpLH	Ν = 34 Ω, Ο = 30 ρι , σεε ι	iguic 4		20	250	ns
t _{PHZ} , t _{PLZ}	Driver disable time	See Figure 5 and Figure 6			0.1	5	μs
t _{PZH} , t _{PZL}	Driver enable time				0.2	3	μs
DRIVER (HV	/D1795)					•	
t _r , t _f	Driver differential output rise/fall time			50		300	ns
t _{PHL} , t _{PLH}	Driver propagation delay	R 54 O. C 50 pF. See	Figure 4			200	ns
t _{SK(P)}	Driver differential output pulse skew, t _{PHL} - t _{PLH}	Ν[– 34 Ω, Θ[– 30 μ] , σεε Ι	$R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 4			25	ns
t _{PHZ} , t _{PLZ}	Driver disable time	See Figure 5 and Figure 6	See Figure 5 and Figure 6			3	μs
t _{PZH} , t _{PZL}	Driver enable time				500	ns	
DRIVER (H)	/D1796)					,	
t _r , t _f	Driver differential output rise/fall time			3		30	ns
t _{PHL} , t _{PLH}	Driver propagation delay	$R_1 = 54 \Omega, C_1 = 50 pF, See F$	Figure 4			50	ns
t _{SK(P)}	Driver differential output pulse skew, tpHL - tpLH	Λ[= 54 Ω, δ[= 50 μ , δεε τ	iguic 4			10	ns
t _{PHZ} , t _{PLZ}	Driver disable time	See Figure 5 and Figure 6				3	μs
t _{PZH} , t _{PZL}	Driver enable time					500	ns
RECEIVER	(ALL DEVICES UNLESS OTHERWISE NOT	ED)				,	
t _r , t _f	Receiver output rise/fall time				4	15	ns
	B : " !! "		94, 95		100	200	
t _{PHL} , t _{PLH}	Receiver propagation delay time	C _L = 15 pF, See Figure 7	96			70	ns
	Receiver output pulse skew,		94, 95		6	20	
t _{SK(P)}	tphl - tplh		96			5	ns



THERMAL INFORMATION

PARAMETER		TEST CONDITIONS	VALUE	UNIT	
	2010.0	JEDEC high-K model	138		
D. Lunction to ambient thermal resistance (no cirfleur)	SOIC-8	JEDIC low-K model	242	90.004	
$R_{\theta JA}$ Junction-to-ambient thermal resistance (no airflow)	DID 0	JEDEC high-K model	59	°C/W	
	DIP-8	JEDIC low-K model	128		
R _{eJB} Junction-to-board thermal resistance	SOIC-8		62	°C/W	
	DIP-8		39	3C/VV	
R _{BJC} Junction-to-case thermal resistance	SOIC-8		61	°C/W	
	DIP-8		61	*C/VV	
	94	V_{CC} = 5.5 V, T_J = 150°C, R_L = 300 Ω , C_L = 50 pF (driver), C_L = 15 pF (receiver) 5-V supply, unterminated ⁽¹⁾	290		
	94	$V_{CC} = 5.5 \text{ V}, T_{J} = 150^{\circ}\text{C}, R_{L} = 100 \Omega,$			
P _D Power dissipation	95	$C_L = 50 \text{ pF (driver)}, C_L = 15 \text{ pF (receiver)}$ 5-V supply, RS-422 load ⁽¹⁾	320	mW	
T b T ower dissipation	96	o v supply, No 122 load			
	94	$V_{CC} = 5.5 \text{ V}, T_{J} = 150^{\circ}\text{C}, R_{L} = 54 \Omega,$	400		
	95	C _L = 50 pF (driver), C _L = 15 pF (receiver) 5-V supply, RS-485 load ⁽¹⁾			
	96				
T _{SD} Thermal-shutdown junction temperature			170	°C	

Driver enabled, 50% duty cycle square-wave signal at signaling rate: 115 kbps for HVD1794, 1 Mbps for HVD1795, 10 Mbps for HVD1796

PARAMETER MEASUREMENT INFORMATION

Input generator rate is 100 kbps, 50% duty cycle, rise and fall times less than 6 nsec, output impedance 50 Ω .




Figure 2. Measurement of Driver Differential Output Voltage With Common-Mode Load




Figure 3. Measurement of Driver Differential and Common-Mode Output With RS-485 Load



PARAMETER MEASUREMENT INFORMATION (continued)






Figure 4. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays



NOTE: D at 3 V to test non-inverting output, D at 0 V to test inverting output.

Figure 5. Measurement of Driver Enable and Disable Times With Active High Output and Pulldown Load



NOTE: D at 0 V to test non-inverting output, D at 3 V to test inverting output.

Figure 6. Measurement of Driver Enable and Disable Times With Active-Low Output and Pullup Load



PARAMETER MEASUREMENT INFORMATION (continued)






Figure 7. Measurement of Receiver Output Rise and Fall Times and Propagation Delays

TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS (continued)






Figure 10.

DIFFERENTIAL OUTPUT VOLTAGE

VS




Figure 11.



ADDITIONAL OPTIONS

The SN65HVD17xx family also has options for J1708 applications, for always-enabled full-duplex versions (industry-standard SN65LBC179 footprint) and for inverting-polarity versions, which allow users to correct a reversal of the bus wires without re-wiring. Contact your local Texas Instruments representative for information on these options.

PART NUMBER		SN65HVD17xx				
FOOTPRINT/FUNCTION	SLOW	MEDIUM	FAST			
Half-duplex (176 pinout)	85	86	87			
Full-duplex no enables (179 pinout)	88	89	90			
Full-duplex with enables (180 pinout)	91	92	93			
Half-duplex with cable invert	94	95	96			
Full-duplex with cable invert and enables	97	98	99			
J1708	08	09	10			



Figure 12. SN65HVD1708E Transceiver for J1708 Applications



Figure 13. SN65HVD17xx Always-Enabled Driver Receiver



APPLICATION INFORMATION

Hot-Plugging

These devices are designed to operate in "hot swap" or "hot pluggable" applications. Key features for hot-pluggable applications are power-up, power-down glitch free operation, default disabled input/output pins, and receiver failsafe. As shown in Figure 8, an internal Power-On Reset circuit keeps the driver outputs in a high-impedance state until the supply voltage has reached a level at which the device will reliably operate. This ensures that no spurious transitions (glitches) will occur on the bus pin outputs as the power supply turns on or turns off.

As shown in the device **FUNCTION TABLE**, the *ENABLE* inputs have the feature of default disable on both the driver enable and receiver enable. This ensures that the device will neither drive the bus nor report data on the R pin until the associated controller actively drives the enable pins.

Likewise, the receiver output is "failsafe" to open-circuit, short-circuit, or idle (terminated only) bus conditions. This eliminates false transitions on the receiver output until a valid RS-485 signal is applied to the receiver input pins.

Cable Invert

For many RS-485 applications, wiring of data cables takes place during equipment installation, and the possibility of miss-wiring is a significant issue. When the twisted-pair wires are reversed due to installation mistakes, normal RS-485 communication is not possible. The Cable Invert (INV) pin allows designers to compensate for this installation mistake. Under normal circumstances, the INV pin can be set to logic LOW, and the transceiver operates with normal polarity. If, after initial network start-up, a node cannot communicate properly, the local controller can set the INV pin high, which will invert the polarity of the A and B differential bus pins. This will compensate for a reversal of the bus wires, allowing proper communication.

Receiver Failsafe

The differential receiver is "failsafe" to invalid bus states caused by open bus conditions such as a disconnected connector, shorted bus conditions such as cable damage shorting the twisted-pair together or idle bus conditions that occur when no driver is actively driving a valid RS-485 bus state on the network. In any of these cases, the differential receiver outputs a failsafe state, so that small noise signals do not cause spurious transitions at the receiver output. When INV is logic Low or Open (normal operation), the receiver output will be failsafe High. When INV is logic High to correct for a twisted-pair reversal, the receiver output will be failsafe Low under those fault conditions.

SN65HVD1794, SN65HVD1795 SN65HVD1796



SLLS	935 <u>0 – </u> 1	IGUST	2008-	REVISED	ALIGHST	2013

www	v t	cc	٦m

Cł	hanges from Original (August 2008) to Revision A	Page
•	Added Voltage range across A and B pins (differential) in Absolute Maximum Ratings table	3

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD1794DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD1794DR	SOIC	D	8	2500	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65HVD1794D	D	SOIC	8	75	506.6	8	3940	4.32
SN65HVD1794P	Р	PDIP	8	50	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated