











# SN65LVDS179, SN65LVDS180, SN65LVDS050, SN65LVDS051

SLLS301R - APRIL 1998-REVISED JANUARY 2016

# SN65LVDSxxx High-Speed Differential Line Drivers and Receivers

## **Features**

- Meets or Exceeds the Requirements of ANSI TIA/EIA-644-1995 Standard
- Full-Duplex Signaling Rates up to 150 Mbps (See Table 1)
- Bus-Pin ESD Exceeds 12 kV
- Operates From a Single 3.3-V Supply
- Low-Voltage Differential Signaling With Typical Output Voltages of 350 mV and a 100-Ω Load
- **Propagation Delay Times**

Driver: 1.7 ns Typical

Receiver: 3.7 ns Typical

Power Dissipation at 200 MHz

Driver: 25 mW Typical Receiver: 60 mW Typical

- LVTTL Input Levels Are 5-V Tolerant
- Receiver Maintains High Input Impedance With  $V_{CC} < 1.5 \text{ V}$
- Receiver Has Open-Circuit Fail Safe

# **Applications**

- Wireless Infrastructure
- Telecom Infrastructure
- Printer

# 3 Description


The SN65LVDS179, SN65LVDS180, SN65LVDS050, and SN65LVDS051 devices are differential line drivers and receivers that use low-voltage differential signaling (LVDS) to achieve signaling rates as high as 400 Mbps (see Table 1). The TIA/EIA-644 standard-compliant electrical interface provides a minimum differential output voltage magnitude of 247 mV into a  $100-\Omega$  load and receipt of 100-mV signals with up to 1 V of ground potential difference between a transmitter and receiver.

## Device Information<sup>(1)</sup>

201100 111101111111111						
PART NUMBER	PACKAGE	BODY SIZE (NOM)				
SN65LVDS179	SOIC (8)	4.90 mm × 3.91 mm				
SINDSEVDS179	VSSOP (8)	3.00 mm × 3.00 mm				
CNICEL VID CARO	SOIC (14)	8.65 mm × 3.91 mm				
SN65LVDS180	TSSOP (14)	5.00 mm × 4.40 mm				
SN65LVDS050	SOIC (16)	9.90 mm x 3.91 mm				
SNOSEVESUSU	TSSOP (16)	5.00 mm × 4.40 mm				
SN65LVDS051	SOIC (16)	9.90 mm x 3.91 mm				
21402FAD2021	TSSOP (16)	5.00 mm × 4.40 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# **Equivalent Input and Output Schematic Diagrams**



**Page** 



Table of C	ontents
------------	---------

1	Features 1	10	Detailed Description	17
2	Applications 1		10.1 Overview	
3	Description 1		10.2 Functional Block Diagram	17
4	Revision History2		10.3 Feature Description	17
5	Description (Continued)3		10.4 Device Functional Modes	20
6	Device Options	11	Application and Implementation	22
7	Pin Configuration and Functions 4		11.1 Application Information	22
8			11.2 Typical Application	2
0	Specifications	12	Power Supply Recommendations	28
	8.1 Absolute Maximum Ratings	13	Layout	
	8.2 ESD Ratings		13.1 Layout Guidelines	
	8.4 Thermal Information		13.2 Layout Example	
	8.5 Device Electrical Characteristics	14		
	8.6 Driver Electrical Characteristics		14.1 Device Support	
	8.7 Receiver Electrical Characteristics		14.2 Documentation Support	
	8.8 Driver Switching Characteristics		14.3 Related Links	3
	8.9 Receiver Switching Characteristics		14.4 Trademarks	
	8.10 Typical Characteristics		14.5 Electrostatic Discharge Caution	3
9	Parameter Measurement Information		14.6 Glossary	3
J	9.1 Driver	15	Mechanical, Packaging, and Orderable Information	
	5.2 Receiver			

# 4 Revision History

Cr	hanges from Revision Q (December 2014) to Revision R	Page
•	Changed pin A in the Pin Functions: SN65LVDS179 From: "non-inverting output" To: "non-inverting input"	
•	Changed pin B in the Pin Functions: SN65LVDS179 From: "inverting output" To: "inverting input"	!

## Changes from Revision P (April 2009) to Revision Q



# 5 Description (Continued)

These devices offer various driver, receiver, and enabling combinations in industry-standard footprints. Because these devices are intended for use in simplex or distributed simplex bus structures, the driver enable function does not put the differential outputs into a high-impedance state but rather disconnects the input and reduces the quiescent power used by the device. For these functions with a high-impedance driver output, see the SN65LVDM series of devices. All devices are characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

# 6 Device Options

PACKAGE						
SMALL OUTLINE (D)	SMALL OUTLINE (DGK)	SMALL OUTLINE (PW)				
SN65LVDS050D	_	SN65LVDS050PW				
SN65LVDS051D	_	SN65LVDS051PW				
SN65LVDS179D	SN65LVDS179DGK	_				
SN65LVDS180D	_	SN65LVDS180PW				


**Table 1. Maximum Recommended Operating Speeds** 

PART NUMBER	ALL BUFFERS ACTIVE	RX BUFFER ONLY	TX BUFFER ONLY
SN65LVDS179	150 Mbps	150 Mbps	400 Mbps
SN65LVDS180	150 Mbps	150 Mbps	400 Mbps
SN65LVDS050	100 Mbps	100 Mbps	400 Mbps
SN65LVDS051	100 Mbps	100 Mbps	400 Mbps





# 7 Pin Configuration and Functions


SN65LVDS179D (Marked as DL179 or LVD179) SN65LVDS179DGK (Marked as S79) (TOP VIEW)



SN65LVDS180D (Marked as LVDS180) SN65LVDS180PW (Marked as LVDS180) (TOP VIEW)











## Pin Functions: SN65LVDS179

P	IN	I/O	DESCRIPTION	
NAME	NUMBER	1/0	DESCRIPTION	
$V_{CC}$	1	_	Supply voltage	
GND	4	_	Ground	
D	3	1	LVTTL input signal	
Υ	5	0	Differential (LVDS) non-inverting output	
Z	6	0	Differential (LVDS) inverting output	
R	2	0	LVTTL output signal	
Α	8	I	Differential (LVDS) non-inverting input	
В	7	I	Differential (LVDS) inverting input	

## Pin Functions: SN65LVDS180

P	IN	1/0	DECODIDETION	
NAME	NUMBER	I/O	DESCRIPTION	
V <sub>CC</sub>	13, 14	_	Supply voltage	
GND	6, 7	_	Ground	
D	5	I	LVTTL input signal	
Υ	9	0	Differential (LVDS) non-inverting output	
Z	10	0	Differential (LVDS) inverting output	
R	2	0	LVTTL output signal	
Α	12	I	Differential (LVDS) non-inverting input	
В	11	I	Differential (LVDS) inverting input	
DE	4	I	Driver enable	
RE/	3	I	Receiver enable	
NC	1, 8	_	No connection	

### Pin Functions: SN65LVDS050

P	PIN	I/O	DECORIDATION	
NAME	NUMBER	1/0	DESCRIPTION	
V <sub>CC</sub>	16	-	Supply voltage	
GND	8	_	Ground	
1D	15	1	LVTTL input signal	
1Y	14	0	Differential (LVDS) non-inverting output	
1Z	13	0	Differential (LVDS) inverting output	
2D	9	I	LVTTL input signal	
2Y	10	0	Differential (LVDS) non-inverting output	
2Z	11	0	Differential (LVDS) inverting output	
1R	3	0	LVTTL output signal	
1A	2	I	Differential (LVDS) non-inverting input	
1B	1	I	Differential (LVDS) inverting input	
2R	5	0	LVTTL output signal	
2A	6	1	Differential (LVDS) non-inverting input	
2B	7	I	Differential (LVDS) inverting input	
DE	12	I	Driver enable	
RE/	4	I	Receiver enable	



### Pin Functions: SN65LVDS051

PIN		1/0	DECODIDATION	
NAME	NUMBER	I/O	DESCRIPTION	
V <sub>CC</sub>	16	-	Supply voltage	
GND	8	_	Ground	
1D	15	1	LVTTL input signal	
1Y	14	0	Differential (LVDS) non-inverting output	
1Z	13	0	Differential (LVDS) inverting output	
2D	9	I	LVTTL input signal	
2Y	10	0	Differential (LVDS) non-inverting output	
2Z	11	0	Differential (LVDS) inverting output	
1R	3	0	LVTTL output signal	
1A	2	I	Differential (LVDS) non-inverting input	
1B	1	I	Differential (LVDS) inverting input	
2R	5	0	LVTTL output signal	
2A	6	1	Differential (LVDS) non-inverting input	
2B	7	1	Differential (LVDS) inverting input	
1DE	4	I	Driver 1 enable	
2DE	12	1	Driver 2 enable	

# 8 Specifications

# 8.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub> <sup>(2)</sup>	Supply voltage range		-0.5	4	V
	Vallaga	D, R, DE, RE	-0.5	6	V
	Voltage range:	Y, Z, A, and B	-0.5	4	V
V <sub>OD</sub>	Differential output voltage			1	V
	Continuous power dissipation			hermal nation	•
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 8.2 ESD Ratings

				VALUE	UNIT
.,	Electrostatic discharge	Y, Z, A, B , and GND (see <sup>(1)</sup> )	Class 3, A	±12000	V
		r, z, A, B, and GND (see V)	Class 3, B	±600	V
V <sub>(ESD)</sub>		All	Class 3, A	±7000	V
		All	Class 3, B	±500	V
	Lead temperature 1.6 mm (1/10	6 inch) from case for 10 seconds		250	°C

(1) Tested in accordance with MIL-STD-883C Method 3015.7.

<sup>(2)</sup> All voltage values, except differential I/O bus voltages are with respect to network ground terminal.



# 8.3 Recommended Operating Conditions

		MIN	NOM N	1AX	UNIT
V <sub>CC</sub>	Supply voltage	3	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
V <sub>ID</sub>	Magnitude of differential input voltage	0.05		0.6	V
V <sub>OD</sub> (dis)	Magnitude of differential output voltage with disabled driver			520	mV
V <sub>OY</sub> or V <sub>OZ</sub>	Driver output voltage	0		2.4	V
V <sub>IC</sub>	Common-mode input voltage (see Figure 14)		V <sub>CC</sub> -	0.8	V
T <sub>A</sub>	Operating free-air temperature	-40		85	°C

### 8.4 Thermal Information

	SN65LVDS179 SN		SN65L	SN65LVDS180		SN65LVDS050, SN65LVDS051	
THERMAL METRIC <sup>(1)</sup>	D	DGK	D	PW	D	PW	UNIT
	8 P	INS	14 F	PINS	16 F	PINS	
Power Rating: T <sub>A</sub> ≤ 25°C	635	424	987	736	1110	839	mW
Derating Factor Above T <sub>A</sub> = 25°C <sup>(2)</sup>	5.1	3.4	7.9	5.9	8.9	6.7	mW/°C
Power Rating: T <sub>A</sub> = 85°C	330	220	513	383	577	437	IIIVV/°C

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

## 8.5 Device Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		METER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
		SN65LVDS179	No receiver load, driver $R_L = 100 \Omega$		9	12	mA
		Driver and receiver enabled, no receiver load, driver $R_L$ = 100 $\Omega$		9	12		
		SN65LVDS180	Driver enabled, receiver disabled, $R_L = 100 \Omega$		5	7	mA
			Driver disabled, receiver enabled, no load		1.5	2	
			Disabled		0.5	1	
I <sub>CC</sub>	Supply current		Drivers and receivers enabled, no receiver loads, driver $R_L$ = 100 $\Omega$		12	20	
			Drivers enabled, receivers disabled, $R_L = 100 \Omega$		10	16	mA
			Drivers disabled, receivers enabled, no loads		3	6	
			Disabled		0.5	1	
		SN65LVDS051	Drivers enabled, no receiver loads, driver $R_L = 100 \ \Omega$		12	20	mA
			Drivers disabled, no loads		3	6	

(1) All typical values are at 25°C and with a 3.3-V supply.

<sup>(2)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no airflow.



## 8.6 Driver Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OD</sub>	Differential output voltage magnitude		$R_L = 100 \Omega$ , See	247	340	454	
$\Delta  V_{OD} $	Change in differential output voltage between logic states	magnitude	Figure 11 and Figure 12	-50		50	mV
V <sub>OC(SS)</sub>	Steady-state common-mode output v	oltage		1.125	1.2	1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mod voltage between logic states	de output	See Figure 12	-50		50	mV
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output	voltage			50	150	mV
	High lavel input assessed	DE	V <sub>IH</sub> = 5 V		-0.5	-20	μΑ
IH	High-level input current	D			2	20	
	Level boot Count comment	DE	V 00V		-0.5	-10	
I <sub>IL</sub>	Low-level input current	D	$V_{IL} = 0.8 \text{ V}$		2	10	μΑ
	Object size of sectors of sectors of		$V_{OY}$ or $V_{OZ} = 0 \text{ V}$		3	10	0
I <sub>OS</sub>	Short-circuit output current		V <sub>OD</sub> = 0 V		3	10	mA
			$DE = 0 V$ $V_{OY} = V_{OZ} = 0 V$				
I <sub>O(OFF)</sub>	Off-state output current		$DE = V_{CC}$ $V_{OY} = V_{OZ} = 0 \text{ V}$ $V_{CC} < 1.5 \text{ V}$	-1		1	μΑ
C <sub>IN</sub>	Input capacitance				3		pF

# 8.7 Receiver Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential input voltage threshold	See Figure 14 and			100	mV
$V_{IT-}$	Negative-going differential input voltage threshold	Table 2	-100			IIIV
V	High level output voltage	$I_{OH} = -8 \text{ mA}$	2.4			V
V <sub>OH</sub> High-level output voltage	$I_{OH} = -4 \text{ mA}$	2.8			V	
$V_{OL}$	Low-level output voltage	$I_{OL} = 8 \text{ mA}$			0.4	V
I larged suggest (A and B in and)	Input ourrent (A or D input)	V <sub>I</sub> = 0 V	-2	-11	-20	
Ц	Input current (A or B input)	V <sub>I</sub> = 2.4 V	-1.2	-3		μA
I <sub>I(OFF)</sub>	Power-off input current (A or B input)	V <sub>CC</sub> = 0 V			±20	μA
I <sub>IH</sub>	High-level input current (enables)	V <sub>IH</sub> = 5 V			±10	μA
I <sub>IL</sub>	Low-level input current (enables)	V <sub>IL</sub> = 0.8 V			±10	μA
l <sub>OZ</sub>	High-impedance output current	V <sub>O</sub> = 0 or 5 V			±10	μA
C <sub>I</sub>	Input capacitance			5		pF

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply.



# 8.8 Driver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output			1.7	2.7	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output			1.7	2.7	ns
t <sub>r</sub>	Differential output signal rise time	$R_L = 100 \Omega$		0.8	1	ns
t <sub>f</sub>	Differential output signal fall time	C <sub>L</sub> = 10 pF See Figure 11		0.8	1	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>pHL</sub> - t <sub>pLH</sub>  ) <sup>(2)</sup>			300		ps
t <sub>sk(o)</sub>	Channel-to-channel output skew (3)			150		ps
t <sub>en</sub>	Enable time	Coo Figure 12		4.3	10	ns
t <sub>dis</sub>	Disable time	See Figure 13		3.1	10	ns

# 8.9 Receiver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output			3.7	4.5	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output			3.7	4.5	ns
t <sub>sk(p)</sub>	Pulse skew $( t_{pHL} - t_{pLH} )^{(2)}$	C <sub>L</sub> = 10 pF, See Figure 15		0.3		ns
t <sub>r</sub>	Output signal rise time	Occ rigure to		0.7	1.5	ns
t <sub>f</sub>	Output signal fall time			0.9	1.5	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output			2.5		ns
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output	Can Figure 40		2.5		ns
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high- impedance output	See Figure 16		7		ns
t <sub>PLZ</sub>	Propagation delay time, low-level-to-high- impedance output			4		ns

All typical values are at 25°C and with a 3.3-V supply.


Submit Documentation Feedback Copyright © 1998-2016, Texas Instruments Incorporated

Product Folder Links: SN65LVDS179 SN65LVDS180 SN65LVDS050 SN65LVDS051

 <sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply.
 (2) t<sub>sk(p)</sub> is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.
 (3) t<sub>sk(o)</sub> is the magnitude of the time difference between the outputs of a single device with all of their inputs connected together.

t<sub>sk(p)</sub> is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.

## 8.10 Typical Characteristics





# **Typical Characteristics (continued)**




Figure 7. Driver Low-to-High Level Propagation Delay Time vs Free-Air Temperature




Figure 8. Receiver High-to-Low Level Propagation Delay Time vs Free-Air Temperature




Figure 9. Receiver Low-to-High Level Propagation Delay Time vs Free-Air Temperature

## 9 Parameter Measurement Information

### 9.1 Driver





Figure 10. Driver Voltage and Current Definitions




A. All input pulses are supplied by a generator having the following characteristics: t<sub>r</sub> or t<sub>f</sub> ≤ 1 ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C<sub>L</sub> includes instrumentation and fixture capacitance within 0.06 mm of the device under test.

Figure 11. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal




## **Driver (continued)**



A. All input pulses are supplied by a generator having the following characteristics: t<sub>r</sub> or t<sub>f</sub> ≤ 1 ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns. C<sub>L</sub> includes instrumentation and fixture capacitance within 0.06 mm of the device under test. The measurement of V<sub>OC(PP)</sub> is made on test equipment with a –3-dB bandwidth of at least 300 MHz

Figure 12. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns.  $C_L$  includes instrumentation and fixture capacitance within 0.06 mm of the device under test.

Figure 13. Enable or Disable Time Circuit and Definitions



### 9.2 Receiver





Figure 14. Receiver Voltage Definitions

Table 2. Receiver Minimum And Maximum Input Threshold Test Voltages

APPLIED \	/OLTAGES	RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON-MODE INPUT VOLTAGE
V <sub>IA</sub> (V)	V <sub>IB</sub> (V)	V <sub>ID</sub> (mV)	V <sub>IC</sub> (V)
1.25	1.15	100	1.2
1.15	1.25	-100	1.2
2.4	2.3	100	2.35
2.3	2.4	-100	2.35
0.1	0	100	0.05
0	0.1	-100	0.05
1.5	0.9	600	1.2
0.9	1.5	-600	1.2
2.4	1.8	600	2.1
1.8	2.4	-600	2.1
0.6	0	600	0.3
0	0.6	-600	0.3






A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10 ± 0.2 ns.  $C_L$  includes instrumentation and fixture capacitance within 0.06 m of the device under test.

Figure 15. Timing Test Circuit and Waveforms





A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500  $\pm$  10 ns.  $C_L$  includes instrumentation and fixture capacitance within 0.06 m of the device under test.

Figure 16. Enable or Disable Time Test Circuit and Waveforms



# 10 Detailed Description

### 10.1 Overview


The SN65LVDSxxx devices are single- and dual-channel LVDS line drivers and receivers. They operate from a single supply that is nominally 3.3 V, but can be as low as 3.0 V and as high as 3.6 V.

The input signal to the drivers is an LVTTL signal. The output of the drivers is a differential signal complying with the LVDS standard (TIA/EIA-644). The driver differential output signal operates with a signal level of 340 mV, nominally, at a common-mode voltage of 1.2 V. This low differential output voltage results in a low emitted radiated energy, which is dependent on the signal slew rate. The differential nature of the output provides immunity to common-mode coupled signals that the driven signal may experience.

The SN65LVDSxxx devices are intended to drive a  $100-\Omega$  transmission line. This transmission line may be a printed-circuit board (PCB) or cabled interconnect. With transmission lines, the optimum signal quality and power delivery is reached when the transmission line is terminated with a load equal to the characteristic impedance of the interconnect. Likewise, the driven  $100-\Omega$  transmission line should be terminated with a matched resistance.

The SN65LVDSxxx devices also include LVDS line receivers. The input signal to the receivers is a differential LVDS signal. The output of the device is an LVTTL digital signal. This LVDS receivers require ±50 mV of input signal to determine the correct state of the received signal. Compliant LVDS receivers can accept input signals with a common-mode range between 0.025 V and 2.375 V. As the common-mode output voltage of an LVDS driver is 1.2 V, the SN65LVDSxxx receivers correctly determine the line state when operated with a 1-V ground shift between driver and receiver.

## 10.2 Functional Block Diagram



# 10.3 Feature Description

### 10.3.1 Driver Offset

An LVDS-compliant driver is required to maintain the common-mode output voltage at 1.2 V (±75 mV). The SN65LVDSxxx drivers incorporate sense circuitry and a control loop to source common-mode current and keep the output signal within specified values. Further, the device maintains the output common-mode voltage at this set point over the full 3.0-V to 3.6-V supply range.



## **Feature Description (continued)**

### 10.3.2 5-V Input Tolerance

5-V and 3.3-V TTL logic standards share the same input high-voltage and input low-voltage thresholds, namely 2.0 V and 0.8 V, respectively. Although the maximum supply voltage for the SN65LVDSxxx is 3.6 V, the driver can operate and meet all performance requirements when the input signals are as high as 5 V. This allows operation with 3.3-V TTL as well as 5-V TTL logic. 3.3-V CMOS and 5-V CMOS inputs are also allowable, although one should ensure that the duty-cycle distortion that will result from the TTL (ground-referenced) thresholds are acceptable.

### 10.3.3 NC Pins

NC (not connected) pins are pins where the die is not physically connected to the lead frame or package. For optimum thermal performance, a good rule of thumb is to ground the NC pins at the board level.

## 10.3.4 Driver Equivalent Schematics

The SN65LVDSxxx equivalent input and output schematic diagrams are shown in Figure 17. The driver input is represented by a CMOS inverter stage with a 7-V Zener diode. The input stage is high-impedance, and includes an internal pulldown to ground. If the driver input is left open, the driver input provides a low-level signal to the rest of the driver circuitry, resulting in a low-level signal at the driver output pins. The Zener diode provides ESD protection. The driver output stage is a differential pair, one half of which is shown in Figure 17. Like the input stage, the driver output includes Zener diodes for ESD protection. The schematic shows an output stage that includes a set of current sources (nominally 3.5 mA) that are connected to the output load circuit based upon the input stage signal. To the first order, the SN65LVDSxxx output stage acts a constant-current source.




Figure 17. Equivalent Input and Output Schematic Diagrams

### 10.3.5 Receiver Features

### 10.3.5.1 Receiver Output States

When the receiver differential input signal is greater than 50 mV, the receiver output is high, and when the differential input voltage is below -50 mV, the receiver output is low. When the input voltage is between these thresholds (for example, between -50 mV and +50 mV), the receiver output is indeterminate. It may be high or low. A special case occurs when the input to the receiver is open-circuited, which is covered in *Receiver Open-Circuit Fail-Safe*. When the receiver is disabled, the receiver outputs will be high-impedance.

# 10.3.5.2 Receiver Open-Circuit Fail-Safe

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers in that its output logic state can be indeterminate when the differential input voltage is between –100 mV and 100 mV and within its recommended input common-mode voltage range. However, the SN65LVDSxxx receiver is different in how it handles the open-input circuit situation.



### **Feature Description (continued)**

Open circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver pulls each line of the signal to  $V_{CC}$  through 300-k $\Omega$  resistors as shown in Figure 18. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high level.




Figure 18. Open-Circuit Fail Safe of the LVDS Receiver

It is only under these conditions that the output of the receiver is valid with less than a 100-mV differential input voltage magnitude. The presence of the termination resistor, Rt does not affect the fail-safe function as long as it is connected as shown in Figure 18. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.

### 10.3.5.3 Receiver Power-On Reset

The SN65LVDSxxx receivers include power-on reset circuitry. When the supply voltage drops below 1.5 V (or is turning on and has not yet reached 1.5 V), power-on reset circuitry sets the receiver input pins to a high-impedance state.

### 10.3.5.4 Common-Mode Range vs Supply Voltage

The SN65LVDSxxx receivers operate over an input common-mode range from  $V_{ID}/2$  V to  $(2.4 - V_{ID}/2)$  V. Hence, if the input signal is a minimum differential voltage of 50 mV, common-mode values in the range of 0.025 V to 2.375 V are supported.

## 10.3.5.5 General Purpose Comparator

While the SN65LVDSxxx are LVDS standard-compliant receivers, their utility and applications extend to a wider range of signals. As long as the input signals are within the required differential and common-mode voltage ranges mentioned above, the receiver output will be a faithful representation of the input signal.

### 10.3.5.6 Receiver Equivalent Schematics

The SN65LVDSxxx receiver equivalent input and output schematic diagrams are shown in Figure 19. The receiver input is a high-impedance differential pair. 7-V Zener diodes are included on each input to provide ESD protection. The receiver output structure shown is a CMOS inverter with an additional Zener diode, again for ESD protection.

# **Feature Description (continued)**




Figure 19. Equivalent Input and Output Schematic Diagrams

# 10.4 Device Functional Modes

### 10.4.1 Function Tables

Table 3. SN65LVDS179 Receiver

INPUTS	OUTPUT <sup>(1)</sup>
$V_{ID} = V_A - V_B$	R
V <sub>ID</sub> ≥ 100 mV	н
-100 mV < V <sub>ID</sub> < 100 mV	?
V <sub>ID</sub> ≤ −100 mV	L
Open	П

(1) H = high level, L = low level, ? = indeterminate

Table 4. SN65LVDS179 Driver<sup>(1)</sup>

INPUT	OUTPUTS			
D	Y	Z		
L	L	Н		
Н	Н	L		
Open	L	Н		

(1) H = high level, L = low level

Table 5. SN65LVDS180, SN65LVDS050, and SN65LVDS051 Receivers<sup>(1)</sup>

INPUTS	OUTPUT	
$V_{ID} = V_A - V_B$	RE	R
V <sub>ID</sub> ≥ 100 mV	L	Н
$-100 \text{ mV} < V_{\text{ID}} < 100 \text{ mV}$	L	?
V <sub>ID</sub> ≤ −100 mV	L	L
Open	L	Н
X	Н	Z

(1) H = high level, L = low level, Z = high-impedance, X = don't care, ? = indeterminate



# Table 6. SN65LVDS180, SN65LVDS050, and SN65LVDS051 Drivers<sup>(1)</sup>

INP	UTS	OUTPUTS		
D	DE	Y	Z	
L	Н	L	Н	
Н	Н	Н	L	
Open	Н	L	Н	
Х	L	Off	Off	

(1) H = high level, L = low level, Z = high-impedance, X = don't care, Off = no output



# 11 Application and Implementation

### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 11.1 Application Information

The SNx5LVDSxx are LVDS drivers and receivers. These devices are generally used as building blocks for high-speed, point-to-point, data transmission where ground differences are less than 1 V. LVDS drivers and receivers provide high-speed signaling rates that are often implemented with ECL class devices without the ECL power and dual-supply requirements.

# 11.2 Typical Application

The most basic application for LVDS buffers, as found in this data sheet, is for point-to-point communications of digital data, as shown in Figure 20.




Figure 20. Point-to-Point Topology

A point-to-point communications channel has a single transmitter (driver) and a single receiver. This communications topology is often referred to as simplex. In Figure 20 the driver receives a single-ended input signal and the receiver outputs a single-ended recovered signal. The LVDS driver converts the single-ended input to a differential signal for transmission over a balanced interconnecting media of  $100-\Omega$  characteristic impedance. The conversion from a single-ended signal to an LVDS signal retains the digital data payload while translating to a signal whose features are more appropriate for communication over extended distances or in a noisy environment.

### 11.2.1 Design Requirements

DESIGN PARAMETERS	EXAMPLE VALUE
Driver Supply Voltage (V <sub>CCD</sub> )	3.0 to 3.6 V
Driver Input Voltage	0.8 to 3.3 V
Driver Signaling Rate	DC to 100 Mbps
Interconnect Characteristic Impedance	100 Ω
Termination Resistance	100 Ω
Number of Receiver Nodes	1
Receiver Supply Voltage (V <sub>CCR</sub> )	3.0 to 3.6 V
Receiver Input Voltage	0 to 2.4 V
Receiver Signaling Rate	DC to 100 Mbps
Ground shift between driver and receiver	±1 V

# 11.2.2 Detailed Design Procedure

# 11.2.2.1 Equipment

- Hewlett Packard HP6624A DC power supply
- Tektronix TDS7404 Real Time Scope
- Agilent ParBERT E4832A






Figure 21. Equipment Setup

### 11.2.2.2 Driver Supply Voltage

An LVDS driver is operated from a single supply. The device can support operation with a supply as low as 3 V and as high as 3.6 V. The differential output voltage is nominally 340 mV over the complete output range. The minimum output voltage stays within the specified LVDS limits (247 mV to 454 mV) for the complete 3-V to 3.6-V supply range.

### 11.2.2.3 Driver Bypass Capacitance

Bypass capacitors play a key role in power distribution circuitry. Specifically, they create low-impedance paths between power and ground. At low frequencies, a good digital power supply offers very-low-impedance paths between its terminals. However, as higher frequency currents propagate through power traces, the source is quite often incapable of maintaining a low-impedance path to ground. Bypass capacitors are used to address this shortcoming. Usually, large bypass capacitors (10 to 1000 µF) at the board-level do a good job up into the kHz range. Due to their size and length of their leads, they tend to have large inductance values at the switching frequencies of modern digital circuitry. To solve this problem, one should resort to the use of smaller capacitors (nF to µF range) installed locally next to the integrated circuit.

Multilayer ceramic chip or surface-mount capacitors (size 0603 or 0805) minimize lead inductances of bypass capacitors in high-speed environments, because their lead inductance is about 1 nH. For comparison purposes, a typical capacitor with leads has a lead inductance around 5 nH.

The value of the bypass capacitors used locally with LVDS chips can be determined by the following formula according to Johnson<sup>(1)</sup>, equations 8.18 to 8.21. A conservative rise time of 200 ps and a worst-case change in supply current of 1 A covers the whole range of LVDS devices offered by Texas Instruments. In this example, the maximum power supply noise tolerated is 200 mV; however, this figure varies depending on the noise budget available in your design. (1)

$$C_{\text{chip}} = \left(\frac{\Delta I_{\text{Maximum Step Change Supply Current}}}{\Delta V_{\text{Maximum Power Supply Noise}}}\right) \times T_{\text{Rise Time}} \tag{1}$$

$$C_{\text{LVDS}} = \left(\frac{1A}{0.2V}\right) \times 200 \text{ ps} = 0.001 \, \mu\text{F}$$

$$C_{LVDS} = \left(\frac{1A}{0.2V}\right) \times 200 \text{ ps} = 0.001 \,\mu\text{F}$$
(2)

The following example lowers lead inductance and covers intermediate frequencies between the board-level capacitor (>10 µF) and the value of capacitance found above (0.001 µF). You should place the smallest value of capacitance as close as possible to the chip.

Howard Johnson & Martin Graham. 1993. High Speed Digital Design - A Handbook of Black Magic. Prentice Hall PRT. ISBN number 013395724.





Figure 22. Recommended LVDS Bypass Capacitor Layout

### 11.2.2.4 Driver Output Voltage

The LVDS driver output is a 1.2-V common-mode voltage, with a nominal differential output signal of 340 mV. This 340 mV is the absolute value of the differential swing  $(V_{OD} = |V^+ - V^-|)$ . The peak-to-peak differential voltage is twice this value, or 680 mV.

### 11.2.2.5 Interconnecting Media

The physical communication channel between the driver and the receiver may be any balanced paired metal conductors meeting the requirements of the LVDS standard, the key points which will be included here. This media may be a twisted pair, twinax, flat ribbon cable, or PCB traces.

The nominal characteristic impedance of the interconnect should be between 100  $\Omega$  and 120  $\Omega$  with variation no more than 10% (90  $\Omega$  to 132  $\Omega$ ).

### 11.2.2.6 PCB Transmission Lines

As per SNLA187, Figure 23 depicts several transmission line structures commonly used in printed-circuit boards (PCBs). Each structure consists of a signal line and a return path with uniform cross-section along its length. A microstrip is a signal trace on the top (or bottom) layer, separated by a dielectric layer from its return path in a ground or power plane. A stripline is a signal trace in the inner layer, with a dielectric layer in between a ground plane above and below the signal trace. The dimensions of the structure along with the dielectric material properties determine the characteristic impedance of the transmission line (also called controlled-impedance transmission line).

When two signal lines are placed close by, they form a pair of coupled transmission lines. Figure 23 shows examples of edge-coupled microstrips, and edge-coupled or broad-side-coupled striplines. When excited by differential signals, the coupled transmission line is referred to as a differential pair. The characteristic impedance of each line is called odd-mode impedance. The sum of the odd-mode impedances of each line is the differential impedance of the differential pair. In addition to the trace dimensions and dielectric material properties, the spacing between the two traces determines the mutual coupling and impacts the differential impedance. When the two lines are immediately adjacent; for example, S is less than 2W, the differential pair is called a tightly-coupled differential pair. To maintain constant differential impedance along the length, it is important to keep the trace width and spacing uniform along the length, as well as maintain good symmetry between the two lines.




Figure 23. Controlled-Impedance Transmission Lines





### 11.2.2.7 Termination Resistor

An LVDS communication channel employs a current source driving a transmission line which is terminated with a resistive load. This load serves to convert the transmitted current into a voltage at the receiver input. To ensure incident wave switching (which is necessary to operate the channel at the highest signaling rate), the termination resistance should be matched to the characteristic impedance of the transmission line. The designer should ensure that the termination resistance is within 10% of the nominal media characteristic impedance. If the transmission line is targeted for 100- $\Omega$  impedance, the termination resistance should be between 90 and 110  $\Omega$ .


The line termination resistance should be located as close as possible to the receiver, thereby minimizing the stub length from the resistor to the receiver. The limiting case would be to incorporate the termination resistor into the receiver, which is exactly what is offered with the TI 'LVDT receivers.

While we talk in this section about point-to-point communications, a word of caution is useful when a multidrop topology is used. In such topologies, line termination resistors are to be located only at the end(s) of the transmission line. In such an environment, LVDS receivers could be used for loads branching off the main bus, with an LVDT receiver used only at the bus end.




## 11.2.3 Application Curves

Unless otherwise specified:  $T = 25^{\circ}C$ ;  $V_{CC} = 3.6 \text{ V}$ ; PRBS =  $2^{23} - 1$ 




Tx + Rx running at 150 Mbps; Channel 1: R, Channel 2: Y-Z

Figure 24. Typical Eye Pattern SN65LVDS179: Tx + Rx




Rx only running at 150 Mbps; Channel 1: R

Figure 25. Typical Eye Pattern SN65LVDS179: Rx



Tx only running at 400 Mbps; Channel 1: Y-Z

Figure 26. Typical Eye Pattern SN65LVDS179: Tx



Tx + Rx running at 150 Mbps; Channel 1: R, Channel 2: Y-Z

Figure 27. Typical Eye Pattern SN65LVDS180: Tx + Rx





Figure 28. Typical Eye Pattern SN65LVDS180: Rx




Tx only running at 400 Mbps; Channel 1: Y-Z

Figure 29. Typical Eye Pattern SN65LVDS180: Tx




Unless otherwise specified: T = 25°C;  $V_{CC}$  = 3.6 V; PRBS =  $2^{23} - 1$ 




All buffers running at 100 Mbps; Channel 1: R, Channel 2: 2R, Channel 3: 1Y-1Z, Channel 4: 2Y-2Z

Figure 30. Typical Eye Pattern SN65LVDS050: All Buffers



Rx buffers only running at 100 Mbps; Channel 1: R, Channel 2: 2R

Figure 31. Typical Eye Pattern SN65LVDS050: Rx Buffers



Tx buffers only running at 400 Mbps; Channel 3: 1Y-1Z, Channel 4: 2Y-2Z

Elle Edit Vertical Hgriz/Acq I iig Display Cursors Meagure Marks Math Utilities Help Tek Run Sample 13 Apr 07 12:14-27 (Ch4 Position -3.10d/v Ch4 Scale 5000.0nv V

All buffers running at 100 Mbps; Channel 1: R, Channel 2: 2R, Channel 3: 1Y-1Z, Channel 4: 2Y-2Z

Figure 32. Typical Eye Pattern SN65LVDS050: Tx Buffers






Figure 34. Typical Eye Pattern SN65LVDS051: Rx Buffers





Tx buffers only running at 400 Mbps; Channel 3: 1Y-1Z, Channel 4: 2Y-2Z

Figure 35. Typical Eye Pattern SN65LVDS051: Tx Buffers

Channel 2: 2R



# 12 Power Supply Recommendations

The LVDS driver and receivers in this data sheet are designed to operate from a single power supply. Both drivers and receivers operate with supply voltages in the range of 3.0 V to 3.6 V. In a typical application, a driver and a receiver may be on separate boards, or even separate equipment. In these cases, separate supplies would be used at each location. The expected ground potential difference between the driver power supply and the receiver power supply would be less than |±1 V|. Board level and local device level bypass capacitance should be used and are covered in *Driver Bypass Capacitance*.

# 13 Layout

## 13.1 Layout Guidelines

## 13.1.1 Microstrip vs. Stripline Topologies

As per SLLD009, printed-circuit boards usually offer designers two transmission line options: Microstrip and stripline. Microstrips are traces on the outer layer of a PCB, as shown in Figure 36.




Figure 36. Microstrip Topology

On the other hand, striplines are traces between two ground planes. Striplines are less prone to emissions and susceptibility problems because the reference planes effectively shield the embedded traces. However, from the standpoint of high-speed transmission, juxtaposing two planes creates additional capacitance. TI recommends routing LVDS signals on microstrip transmission lines, if possible. The PCB traces allow designers to specify the necessary tolerances for  $Z_0$  based on the overall noise budget and reflection allowances. Footnotes 1<sup>(1)</sup>, 2<sup>(2)</sup>, and  $3^{(3)}$  provide formulas for  $Z_O$  and  $t_{PD}$  for differential and single-ended traces. (1) (2) (3)




Figure 37. Stripline Topology

### 13.1.2 Dielectric Type and Board Construction

The speeds at which signals travel across the board dictates the choice of dielectric. FR-4, or equivalent, usually provides adequate performance for use with LVDS signals. If rise or fall times of TTL/CMOS signals are less than 500 ps, empirical results indicate that a material with a dielectric constant near 3.4, such as Rogers™ 4350 or Nelco N4000-13 is better suited. Once the designer chooses the dielectric, there are several parameters pertaining to the board construction that can affect performance. The following set of guidelines were developed experimentally through several designs involving LVDS devices:

- Copper weight: 15 g or 1/2 oz start, plated to 30 g or 1 oz
- All exposed circuitry should be solder-plated (60/40) to 7.62 µm or 0.0003 in (minimum).
- Howard Johnson & Martin Graham. 1993. High Speed Digital Design A Handbook of Black Magic. Prentice Hall PRT. ISBN number
- Mark I. Montrose. 1996. Printed Circuit Board Design Techniques for EMC Compliance. IEEE Press. ISBN number 0780311310.
- Clyde F. Coombs, Jr. Ed, Printed Circuits Handbook, McGraw Hill, ISBN number 0070127549. (3)



### **Layout Guidelines (continued)**

- Copper plating should be 25.4 μm or 0.001 in (minimum) in plated-through-holes.
- Solder mask over bare copper with solder hot-air leveling

### 13.1.3 Recommended Stack Layout

Following the choice of dielectrics and design specifications, you should decide how many levels to use in the stack. To reduce the TTL/CMOS to LVDS crosstalk, it is a good practice to have at least two separate signal planes as shown in Figure 38.



Figure 38. Four-Layer PCB Board

#### NOTE

The separation between layers 2 and 3 should be  $127 \mu m$  (0.005 in). By keeping the power and ground planes tightly coupled, the increased capacitance acts as a bypass for transients.

One of the most common stack configurations is the six-layer board, as shown in Figure 39.




Figure 39. Six-Layer PCB Board

In this particular configuration, it is possible to isolate each signal layer from the power plane by at least one ground plane. The result is improved signal integrity; however, fabrication is more expensive. Using the 6-layer board is preferable, because it offers the layout designer more flexibility in varying the distance between signal layers and referenced planes, in addition to ensuring reference to a ground plane for signal layers 1 and 6.

## 13.1.4 Separation Between Traces

The separation between traces depends on several factors; however, the amount of coupling that can be tolerated usually dictates the actual separation. Low-noise coupling requires close coupling between the differential pair of an LVDS link to benefit from the electromagnetic field cancellation. The traces should be  $100-\Omega$  differential and thus coupled in the manner that best fits this requirement. In addition, differential pairs should have the same electrical length to ensure that they are balanced, thus minimizing problems with skew and signal reflection.

In the case of two adjacent single-ended traces, one should use the 3-W rule, which stipulates that the distance between two traces should be greater than two times the width of a single trace, or three times its width measured from trace center to trace center. This increased separation effectively reduces the potential for crosstalk. The same rule should be applied to the separation between adjacent LVDS differential pairs, whether the traces are edge-coupled or broad-side-coupled.

## **Layout Guidelines (continued)**




Figure 40. 3-W Rule for Single-Ended and Differential Traces (Top View)

You should exercise caution when using autorouters, because they do not always account for all factors affecting crosstalk and signal reflection. For instance, it is best to avoid sharp 90° turns to prevent discontinuities in the signal path. Using successive 45° turns tends to minimize reflections.

### 13.1.5 Crosstalk and Ground Bounce Minimization

To reduce crosstalk, it is important to provide a return path to high-frequency currents that is as close as possible to its originating trace. A ground plane usually achieves this. Because the returning currents always choose the path of lowest inductance, they are most likely to return directly under the original trace, thus minimizing crosstalk. Lowering the area of the current loop lowers the potential for crosstalk. Traces kept as short as possible with an uninterrupted ground plane running beneath them emit the minimum amount of electromagnetic field strength. Discontinuities in the ground plane increase the return path inductance and should be avoided.

## 13.2 Layout Example

At least two or three times the width of an individual trace should separate single-ended traces and differential pairs to minimize the potential for crosstalk. Single-ended traces that run in parallel for less than the wavelength of the rise or fall times usually have negligible crosstalk. Increase the spacing between signal paths for long parallel runs to reduce crosstalk. Boards with limited real estate can benefit from the staggered trace layout, as shown in Figure 41.




Figure 41. Staggered Trace Layout

This configuration lays out alternating signal traces on different layers; thus, the horizontal separation between traces can be less than 2 or 3 times the width of individual traces. To ensure continuity in the ground signal path, TI recommends having an adjacent ground via for every signal via, as shown in Figure 42. Note that vias create additional capacitance. For example, a typical via has a lumped capacitance effect of 1/2 pF to 1 pF in FR4.




Figure 42. Ground Via Location (Side View)



SLLS301R - APRIL 1998-REVISED JANUARY 2016



www.ti.com

# **Layout Example (continued)**

INSTRUMENTS

Short and low-impedance connection of the device ground pins to the PCB ground plane reduces ground bounce. Holes and cutouts in the ground planes can adversely affect current return paths if they create discontinuities that increase returning current loop areas.

To minimize EMI problems, TI recommends avoiding discontinuities below a trace (for example, holes, slits, and so on) and keeping traces as short as possible. Zoning the board wisely by placing all similar functions in the same area, as opposed to mixing them together, helps reduce susceptibility issues.



# 14 Device and Documentation Support

## 14.1 Device Support

### 14.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 14.1.2 Other LVDS Products

For other products and application notes in the LVDS and LVDM product families visit our Web site at http://www.ti.com/sc/datatran.

### 14.2 Documentation Support

### 14.2.1 Related Information

IBIS modeling is available for this device. Contact the local TI sales office or the TI Web site at www.ti.com for more information.

For more application guidelines, see the following documents:

- Low-Voltage Differential Signaling Design Notes (SLLA014)
- Interface Circuits for TIA/EIA-644 (LVDS) (SLLA038)
- Reducing EMI With LVDS (SLLA030)
- Slew Rate Control of LVDS Circuits (SLLA034)
- Using an LVDS Receiver With RS-422 Data (SLLA031)
- Evaluating the LVDS EVM (SLLA033)

### 14.3 Related Links

Table 7 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 7. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN65LVDS179	Click here	Click here	Click here	Click here	Click here
SN65LVDS180	Click here	Click here	Click here	Click here	Click here
SN65LVDS050	Click here	Click here	Click here	Click here	Click here
SN65LVDS051	Click here	Click here	Click here	Click here	Click here

### 14.4 Trademarks

Rogers is a trademark of Rogers Corporation.

All other trademarks are the property of their respective owners.

## 14.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 14.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.





# 15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 1998–2016, Texas Instruments Incorporated





www.ti.com

13-Jul-2022

# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVDS050D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS050	Samples
SN65LVDS050DG4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS050	Samples
SN65LVDS050DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS050	Samples
SN65LVDS050PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		LVDS050	Samples
SN65LVDS050PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		LVDS050	Samples
SN65LVDS051D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS051	Samples
SN65LVDS051DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS051	Samples
SN65LVDS051PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS051	Samples
SN65LVDS051PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS051	Samples
SN65LVDS179D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DL179	Samples
SN65LVDS179DGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	S79	Samples
SN65LVDS179DGKG4	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	S79	Samples
SN65LVDS179DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	S79	Samples
SN65LVDS179DGKRG4	ACTIVE	VSSOP	DGK	8	2500	TBD	Call TI	Call TI	-40 to 85		Samples
SN65LVDS179DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DL179	Samples
SN65LVDS179DRG4	ACTIVE	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 85		Samples
SN65LVDS180D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS180	Samples
SN65LVDS180DG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS180	Samples
SN65LVDS180DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS180	Samples
SN65LVDS180DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS180	Samples

www.ti.com 13-Jul-2022

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN65LVDS180PW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS180	Samples
SN65LVDS180PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS180	Samples
SN65LVDS180PWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS180	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE OPTION ADDENDUM

www.ti.com 13-Jul-2022

## OTHER QUALIFIED VERSIONS OF SN65LVDS050, SN65LVDS051, SN65LVDS179, SN65LVDS180:

• Automotive : SN65LVDS050-Q1, SN65LVDS051-Q1, SN65LVDS180-Q1

● Enhanced Product : SN65LVDS179-EP

### NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS050DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDS050PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN65LVDS051DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDS051PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN65LVDS179DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65LVDS179DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65LVDS180DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65LVDS180PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS050DR	SOIC	D	16	2500	350.0	350.0	43.0
SN65LVDS050PWR	TSSOP	PW	16	2000	350.0	350.0	43.0
SN65LVDS051DR	SOIC	D	16	2500	350.0	350.0	43.0
SN65LVDS051PWR	TSSOP	PW	16	2000	350.0	350.0	43.0
SN65LVDS179DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
SN65LVDS179DR	SOIC	D	8	2500	340.5	336.1	25.0
SN65LVDS180DR	SOIC	D	14	2500	350.0	350.0	43.0
SN65LVDS180PWR	TSSOP	PW	14	2000	350.0	350.0	43.0

## PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65LVDS050D	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDS050DG4	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDS050PW	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDS051D	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDS051PW	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDS179D	D	SOIC	8	75	505.46	6.76	3810	4
SN65LVDS179D	D	SOIC	8	75	507	8	3940	4.32
SN65LVDS180D	D	SOIC	14	50	505.46	6.76	3810	4
SN65LVDS180DG4	D	SOIC	14	50	505.46	6.76	3810	4
SN65LVDS180PW	PW	TSSOP	14	90	530	10.2	3600	3.5

## D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PW (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated