



DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

Check for Samples: SN74AHC139, SN54AHC139


FEATURES

- Operating Range 2-V to 5.5-V
- Designed Specifically for High-Speed Memory Decoders and Data-Transmission Systems
- Incorporate Two Enable Inputs to Simplify Cascading and/or Data Reception
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)






SN74AHC139 . . . RGY PACKAGE (TOP VIEW)



SN54AHC139 . . . FKP ACKAGE (TOP VIEW)



NC - No internal connection

DESCRIPTION

The 'AHC139 devices are dual 2-line to 4-line decoders/demultiplexers designed for 2-V to 5.5-V V_{CC} operation. These devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When used with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

FUNCTION TABLE (EACH GATE)


II	NPUT	S		OUT	PUT	
G	SEL	ECT	Y0	Y1	Y2	Y3
G	В А		10	11	12	13
Н	Х	Χ	Н	Н	Н	Н
L	L	L	L	Н	Н	Н
L	L	Н	Н	L	Н	Н
L	Н	L	Н	Н	L	Н
L	Н	Н	Н	Н	Н	L



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



LOGIC DIAGRAM, EACH GATE (POSITIVE LOGIC)



Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, RGY, and W packages.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		VALUE	UNIT
Supply voltage range, V _{CC}		-0.5 to 7	V
Input voltage range, V _I ⁽²⁾		-0.5 to 7	V
Output voltage range, V _O ⁽²⁾		-0.5 to V _{CC} + 0.5	V
Input clamp current, I _{IK} (V _I < 0)		-20	mA
Output clamp current, I _{OK} (V _O < 0 or V _O	> V _{CC})	±20	mA
Continuous output current, I_O ($V_O = 0$ to	V _{CC})	±25	mA
Continuous current through V _{CC} or GND		±75	mA
	D package ⁽³⁾	73	
	DB package ⁽³⁾	82	
	DGV package ⁽³⁾	120	
Package thermal impedance, θ_{JA}	N package ⁽³⁾	67	°C/W
	NS package ⁽³⁾	64	
	PW package ⁽³⁾	108	
	RGY package ⁽⁴⁾	39	
Storage temperature range, T _{stg}		-65 to 150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-5



RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			SN54AH	C139	SN74AH	C139	
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
V_{IH}	High-level input voltage	V _{CC} = 3V	2.1		2.1		V
		V _{CC} = 5.5 V	3.85		3.85		
		V _{CC} = 2 V		0.5		0.5	
V_{IL}	Low-level Input voltage	V _{CC} = 3 V		0.9		0.9	V
		V _{CC} = 5.5 V		1.65		1.65	
V _I	Input voltage	·	0	5.5	0	5.5	V
Vo	Output voltage		0	V _{CC}	0	V _{CC}	V
		V _{CC} = 2 V		-50		-50	
I _{OH}	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	
		V _{CC} = 2 V		50		50	
l _{OL}	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		8		8	
۸4/۸	land Tanaitian sine on fall sate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	0/
Δt/Δv	Input Transition rise or fall rate	$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		20		20	ns/V
T _A	Operating free-air temperature		-55	125	-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

						T _A = -55° 125°		T _A = -40°				
PARAMETER	TEST CONDITIONS	V _{cc}		$T_A = 25^{\circ}C$		0154411	0400	CN74AUC420		Recommended		UNIT
						SN34AH	SN54AHC139		SN74AHC139		SN74AHC139 MIN MAX 1.9 2.9 4.4 2.48 3.8 0.1 0.1 0.1 0.5 0.5 ±1	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		2 V	1.9	2		1.9		1.9		1.9		
	$I_{OH} = -50 \mu A$	3 V	2.9	3		2.9		2.9		2.9		
V_{OH}		4.5 V	4.4	4.5		4.4		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		2.48		
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		3.8		
		2 V			0.1		0.1		0.1		0.1	
	$I_{OL} = 50 \mu A$	3 V			0.1		0.1		0.1		0.1	
V_{OL}		4.5 V			0.1		0.1		0.1		0.1	V
	I _{OH} = 4 mA	3 V			0.36		0.5		0.44		0.5	
	I _{OH} = 8 mA	4.5 V			0.36		0.5		0.44		0.5	
I _I	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1 ⁽¹⁾		±1		±1	μА
Icc	$V_{I} = V_{CC}$ or $I_{O} = 0$	5.5 V			4		40		40		40	μА
Ci	V _I = V _{CC} or GND	5 V		2	10				10			pF

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

				T 25°C		T _A = -59		T _A = -4		T _A = -40																									
PARAMETER	FROM	TO	LOAD CAPACITANCE			123	C	65	C	Recomn	nended	UNIT																							
	(INPUT)	(OUTPUT)		I) CAPACITANCE	CAPACITANCE	CAPACITANCE	CAI ACITAILOE			SN54A	HC139	SN74A	HC139	SN74A	HC139																				
						TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX																						
t _{PLH}	A or B	Υ	C 15 pF	7.2 ⁽¹⁾	11 ⁽¹⁾	1 ⁽¹⁾	13 ⁽¹⁾	1	13	1	13																								
t _{PHL}	AOIB	ř	$C_L = 15 pF$	7.2 ⁽¹⁾	11 ⁽¹⁾	1 ⁽¹⁾	13 ⁽¹⁾	1	13	1	13	ns																							
t _{PLH}	G	Υ	C 15 pF	C = 15 pF	C. = 15 pF	C. = 15 pE	C _L = 15 pF	6.4 ⁽¹⁾	9.2 ⁽¹⁾	1 ⁽¹⁾	11 ⁽¹⁾	1	11	1	11	20																			
t _{PHL}	G	r	CL = 15 pr	6.4 ⁽¹⁾	9.2 ⁽¹⁾	1 ⁽¹⁾	11 ⁽¹⁾	1	11	1	11	ns																							
t _{PLH}	A or B	Υ	C _L = 50 pF	9.7	14.5	1	16.5	1	16.5	1	16.5	ns																							
t _{PHL}	AUIB	r	C _L = 50 pr	9.7	14.5	1	16.5	1	16.5	1	16.5	115																							
t _{PLH}	G	Υ	C _L = 50 pF	C 50 7 5	C - 50 pF	C 50 pF	C 50 pE	C - 50 pF	C 50 75	C = 50 pF	C. = 50 pE	C. = 50 pE	C. = 50 pE	C. = 50 pE	C 50 pF	C 50 pF	C 50 pF	C. = 50 pF	C. = 50 pE	C 50 pF	C. = 50 pF	C 50 pF	C ₁ = 50 pF	C 50 pF	C. = 50 pF	C 50 pF	8.9	12.7	1	14.5	1	14.5	1	14.5	ne
t _{PHL}	G	ľ		8.9	12.7	1	14.5	1	14.5	1	14.5	ns																							

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

				$T_A = -55^{\circ}C$ TO $T_A = -40^{\circ}C$ TO $T_A $										
PARAMETER	FROM	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 2$	25°C	125°C		85	· C	Recomn	5°C mended	UNIT		
	(INPUT)	(001701)	CAPACITANCE			SN54A	HC139	SN74A	HC139	SN74A	HC139			
				TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
t _{PLH}	A or B	Υ	0 15 75	5 ⁽¹⁾	7.2 ⁽¹⁾	1 ⁽¹⁾	8.5 ⁽¹⁾	1	8.5	1	8.5			
t _{PHL}	AOIB	Ť	$C_L = 15 pF$	5 ⁽¹⁾	7.2 ⁽¹⁾	1 ⁽¹⁾	8.5 ⁽¹⁾	1	8.5	1	8.5	ns		
t _{PLH}	G	Υ	0 15 75	4.4 ⁽¹⁾	6.3 ⁽¹⁾	1 ⁽¹⁾	7.5 ⁽¹⁾	1	7.5	1	7.5			
t _{PHL}	G	Ť	$C_L = 15 pF$	4.4 ⁽¹⁾	6.3 ⁽¹⁾	1 ⁽¹⁾	7.5 ⁽¹⁾	1	7.5	1	7.5	ns		
t _{PLH}	A or B	Υ	C 50 pF	6.5	9.5	1	10.5	1	10.5	1	10.5			
t _{PHL}	AOIB	Ť	$C_L = 50 \text{ pF}$	6.5	9.5	1	10.5	1	10.5	1	10.5	ns		
t _{PLH}	G	Y	V	V	C 50 7 5	5.9	8.3	1	9.5	1	9.5	1	9.5	
t _{PHL}	G	Ť	$C_L = 50 \text{ pF}$	5.9	8.3	1	9.5	1	9.5	1	9.5	ns		

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

OPERATING CHARACTERISTICS


 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST C	CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	No load,	f = 1 MHz	13	pF

Submit Documentation Feedback



PARAMETER MEASUREMENT INFORMATION



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 3 ns. \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



REVISION HISTORY

CI	hanges from Revision K (December 1995) to Revision L	ge
•	Changed document format from Quicksilver to DocZone.	. 1
•	Extended operating temperature range to 125°C	. 3

www.ti.com 13-Jul-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC139D	ACTIVE	SOIC		16	40	RoHS & Green	(6) NIPDAU	Lovel 1 260C LINI IM	40 to 125	ALIC420	
3N/4AHC139D	ACTIVE	SOIC	D	16	40	Rons & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC139	Samples
SN74AHC139DBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA139	Samples
SN74AHC139DG4	ACTIVE	SOIC	D	16	40	TBD	Call TI	Call TI	-40 to 125		Samples
SN74AHC139DGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA139	Samples
SN74AHC139DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC139	Samples
SN74AHC139N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC139N	Samples
SN74AHC139NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC139	Samples
SN74AHC139PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA139	Samples
SN74AHC139PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA139	Samples
SN74AHC139RGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HA139	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

www.ti.com 13-Jul-2022

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC139DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHC139DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHC139DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHC139NSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74AHC139PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC139RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com 9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC139DBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN74AHC139DGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
SN74AHC139DR	SOIC	D	16	2500	340.5	336.1	32.0
SN74AHC139NSR	SO	NS	16	2000	356.0	356.0	35.0
SN74AHC139PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74AHC139RGYR	VQFN	RGY	16	3000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74AHC139D	D	SOIC	16	40	507	8	3940	4.32
SN74AHC139N	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHC139N	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHC139PW	PW	TSSOP	16	90	530	10.2	3600	3.5

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.





SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated