



Sample &

Buy







SN54AHC16244, SN74AHC16244

SCLS327H-MARCH 1996-REVISED OCTOBER 2014

SNx4AHC16244 16-Bit Buffers/Drivers With 3-State Outputs

1 Features

- Members of the Texas Instruments Widebus™ Familv
- EPIC[™] (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V_{CC}
- Distributed V_{CC} and GND Pins Minimize • High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per • JESD 17
- ESD Protection Exceeds 2000 V Per ٠ MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)

2 Applications

Tools &

Software

- Motor Drives
- Wireless Infrastructures
- Health and Fitness Wearables
- **Telecom Infrastructures**
- Electronic Points of Sale


Description 3


The SNx4AHC16244 devices are 16-bit buffers and line drivers designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
SNx4AHC16244	SSOP (48)	15.80 mm × 7.50 mm		
	TSSOP (48)	12.50 mm 6.10 mm		
	TVSOP (48)	9.70 mm 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.





ΑĀ. DATA.

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. UNLESS OTHERWISE NOTED, this document contains PRODUCTION

4 Simplified Schematic

2

Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Sim	plified Schematic 1
5	Rev	ision History 2
6	Pin	Configuration and Functions 3
7	Spe	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	Handling Ratings5
	7.3	Recommended Operating Conditions5
	7.4	Thermal Information 6
	7.5	Electrical Characteristics
	7.6	Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 7$
	7.7	Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V \dots 7$
	7.8	Noise Characteristics
	7.9	Operating Characteristics
	7.10	Typical Characteristics 8
8	Para	ameter Measurement Information

5 Revision History

Cł	hanges from Revision G (January 2000) to Revision H	Page
•	Updated document to new TI data sheet format	1
•	Deleted Ordering Information table.	1
•	Added Applications.	1
•	Added Pin Functions table	
•	Added Pin Functions table	4
•	Added Handling Ratings table.	5
•	Changed MAX operating temperature to 125°C in Recommended Operating Conditions table.	5
•	Added Thermal Information table.	6
•	Added –40°C to 125°C range for SN74AHC16244 in Electrical Characteristics table	6
•	Added $T_A = -40^{\circ}$ C to 125°C for SN74AHC16244 in both Switching Characteristics tables	
•	Added Typical Characteristics.	8
•	Added Detailed Description section	
•	Added Application and Implementation section	
•	Added Power Supply Recommendations and Layout sections	

9	Deta	iled Description 10
	9.1	Overview
	9.2	Functional Block Diagram 10
	9.3	Feature Description 11
	9.4	Device Functional Modes11
10	Арр	lication and Implementation12
	10.1	Application Information 12
	10.2	Typical Application 12
11	Pow	ver Supply Recommendations 13
12	Lay	out 13
	12.1	
	12.2	Layout Example 13
13	Dev	ice and Documentation Support 14
	13.1	Related Links 14
	13.2	Trademarks 14
	13.3	Electrostatic Discharge Caution 14
	13.4	Glossary 14
14		hanical, Packaging, and Orderable mation

www.ti.com

ISTRUMENTS

EXAS



6 Pin Configuration and Functions

SN54AHC16244 WD PACKAGE SN74AHC16244 DGG, DGV, OR DL PACKAGE (TOP VIEW)									
10E [1Y1 [48 20E 47 1A1							
1Y2 [GND [1Y3 [4	46 1A2 45 GND 44 1A3							
1Y4 [V _{CC} [6 7	43 1A4 42 V _{CC}							
2Y1 2Y2 GND	9	41 2A1 40 2A2 39 GND							
2Y3 [2Y4 [11 12	38 2A3 37 2A4							
3Y1 3Y2 GND	14	36 3A1 35 3A2 34 GND							
3Y3 [3Y4 [17	33 3A3 32 3A4							
V _{CC} [4Y1 [4Y2 [19	31 V _{CC} 30 4A1 29 4A2							
GND [4Y3 [21 22	28 GND 27 4A3							
4Y4 L 40E [23 24	26 4A4 25 30E							

Pin Functions

PIN		1/0	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	1 0E	I	Output Enable 1
2	1Y1	0	1Y1 Output
3	1Y2	0	1Y2 Output
4	GND	—	Ground Pin
5	1Y3	0	1Y3 Output
6	1Y4	0	1Y4 Output
7	V _{CC}	—	Power Pin
8	2Y1	0	2Y1 Output
9	2Y2	0	2Y2 Output
10	GND	—	Ground Pin
11	2Y3	0	2Y3 Output
12	2Y4	0	2Y4 Output
13	3Y1	0	3Y1 Output
14	3Y2	0	3Y2 Output
15	GND	_	Ground Pin
16	3Y3	0	3Y3 Output
17	3Y4	0	3Y4 Output
18	V _{CC}		Power Pin

Copyright © 1996–2014, Texas Instruments Incorporated



	PIN		DECODIDITION
NO.	NAME	I/O	DESCRIPTION
19	4Y1	0	4Y1 Output
20	4Y2	0	4Y2 Output
21	GND	_	Ground Pin
22	4Y3	0	4Y3 Output
23	4Y4	0	4Y4 Output
24	4 0E	I	Output Enable 4
25	3 0E	I	Output Enable 3
26	4A4	I	4A4 Input
27	4A3	I	4A3 Input
28	GND	_	Ground Pin
29	4A2	I	4A2 Input
30	4A1	I	4A1 Input
31	V _{CC}	_	Power Pin
32	3A4	I	3A4 Input
33	3A3	I	3A3 Input
34	GND	_	Ground Pin
35	3A2	I	3A2 Input
36	3A1	I	3A1 Input
37	2A4	I	2A4 Input
38	2A3	I	2A3 Input
39	GND	_	Ground Pin
40	2A2	I	2A2 Input
41	2A1	I	2A1 Input
42	V _{CC}	_	Power Pin
43	1A4	I	1A4 Input
44	1A3	I	1A3 Input
45	GND	—	Ground Pin
46	1A2	I	1A2 Input
47	1A1	I	1A1 Input
48	2 0E	l	Output Enable 2

Pin Functions (continued)



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Output voltage range ⁽²⁾				V
I _{IK}	Input clamp current	V ₁ < 0		-20	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Ι _Ο	Continuous output current	$V_{O} = 0$ to V_{CC}		±25	mA
	Continuous current through V_{CC} or GND			±75	mA

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

7.2 Handling Ratings

			MIN	MAX	UNIT	
T _{stg}	Storage temperature rang	Storage temperature range				
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all $pins^{(1)}$	0	2000	V	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			SN54AHC1	6244 ⁽²⁾	SN74AHC	16244		
			MIN	MAX	MIN	MAX	UNIT	
V _{CC}	Supply voltage		2	5.5	2	5.5	V	
		$V_{CC} = 2 V$	1.5		1.5			
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V	
V _{IH} Hi V _{IL} Lo V _I In V _O Ou		$V_{CC} = 5.5 V$	3.85		3.85			
		$V_{CC} = 2 V$		0.5		0.5		
V _{IL}	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	5	
		V _{CC} = 5.5 V		1.65		1.65		
VI	Input voltage		0	5.5	0	5.5	V	
Vo	Output voltage		0	V _{CC}	0	V _{CC}	V	
		$V_{CC} = 2 V$		-50		-50	μA	
I _{OH}	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	V V V	
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	mA	
		$V_{CC} = 2 V$		50		50	μA	
I _{OL}	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4		
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA	
A#/A	Input transition rise or fell rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	201	
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	ns/V	
T _A	Operating free-air temperature		-55	125	-40	125	°C	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

(2) Product Preview

SN54AHC16244, SN74AHC16244

SCLS327H-MARCH 1996-REVISED OCTOBER 2014

www.ti.com

7.4 Thermal Information

		SN74AHC16244				
	THERMAL METRIC ⁽¹⁾	DGV	DL	DGG	UNIT	
		48 PINS	48 PINS	48 PINS		
R_{\thetaJA}	Junction-to-ambient thermal resistance	83.5	64.6	72.5		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	35.7	34.5	26.8		
$R_{\theta J B}$	Junction-to-board thermal resistance	46.6	36.4	39.4	°C/W	
ΨJT	Junction-to-top characterization parameter	4.3	11.1	2.6		
Ψ _{JB}	Junction-to-board characterization parameter	46.0	36.1	39.1		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc	T _A = 25°C		SN54AHC16244 ⁽¹⁾		SN74AHC16244		-40°C to 125°C SN74AHC16244		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		2 V	1.9	2		1.9		1.9		1.9		
	I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9		2.9		
V _{OH}		4.5 V	4.4	4.5		4.4		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		3.8		
	l _{OL} = 50 μA	2 V			0.1		0.1		0.1		0.1	
		3 V			0.1		0.1		0.1		0.1	
V _{OL}		4.5 V			0.1		0.1		0.1		0.1	V
	$I_{OL} = 4 \text{ mA}$	3 V			0.36		0.5		0.44		0.44	
	I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44		0.44	
I _I	$V_{I} = V_{CC}$ or GND	0 V to 5.5 V			±0.1		±1 ⁽²⁾		±1		±1	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5		±2.5	μA
I _{CC}	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			4		40		40		40	μA
Ci	$V_{I} = V_{CC}$ or GND	5 V		2	10		10		10		10	pF
C _o	$V_{O} = V_{CC}$ or GND	5 V		3.5								pF

(1) Product Preview

(2) On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 V$.

6

Copyright © 1996–2014, Texas Instruments Incorporated



7.6 Switching Characteristics, V_{cc} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE		T _A = 25°C		SN54AHC16244 ⁽¹⁾		SN74AH	C16244	T _A = -40°C to 125°C SN74AHC16244		UNIT		
	(INFUT)	(001201)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
t _{PLH}	А	Y	C = 15 pF		5.8 ⁽²⁾	8.4 ⁽²⁾	1 ⁽²⁾	10 ⁽²⁾	1	10	1	11	ns		
t _{PHL}	~	Ť	Ŷ	C _L = 15 pF		5.8(2)	8.4(2)	1 ⁽²⁾	10 ⁽²⁾	1	10	1	11	115	
t _{PZH}	OE	Y	C ₁ = 15 pF		6.6 ⁽²⁾	10.6(2)	1 ⁽²⁾	12.5(2)	1	12.5	1	13.5	ns		
t _{PZL}	UE	I	0 _L = 15 pr		6.6 ⁽²⁾	10.6(2)	1 ⁽²⁾	12.5(2)	1	12.5	1	13.5	115		
t _{PHZ}	OE	Y	C ₁ = 15 pF		5(2)	11.5 ⁽²⁾	1 ⁽²⁾	12.5 ⁽²⁾	1	12.5	1	13.5			
t _{PLZ}	UE	T	$C_L = 15 \text{ pr}$		5 ⁽²⁾	11.5 ⁽²⁾	1 ⁽²⁾	12.5 ⁽²⁾	1	12.5	1	13.5	ns		
t _{PLH}	А	Y	C ₁ = 50 pF		8.3	11.9	1	13.5	1	13.5	1	14.5	ns		
t _{PHL}	A	Ť	C _L = 50 pF		8.3	11.9	1	13.5	1	13.5	1	14.5	ns		
t _{PZH}	OE	Y			9.1	14.1	1	16	1	16	1	17	ns		
t _{PZL}	UE	T	C _L = 50 pF	C _L = 50 pF	C _L = 50 pF		9.1	14.1	1	16	1	16	1	17	115
t _{PHZ}	OE	Y			10.3	14	1	16	1	16	1	17	20		
t _{PLZ}	UE	T	C _L = 50 pF		10.3	14	1	16	1	16	1	17	ns		
t _{sk(o)}			C _L = 50 pF			1.5 ⁽³⁾				1.5		1.5	ns		

(1) Product Preview

(2) On products compliant to MIL-PRF-38535, this parameter is not production tested.

(3) On products compliant to MIL-PRF-38535, this parameter does not apply.

7.7 Switching Characteristics, $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	PARAMETER FROM (INPUT)		LOAD CAPACITANCE	T _A = 25°C		SN54AHC	SN54AHC16244 ⁽¹⁾		216244	T _A = -40°C to 125°C SN74AHC16244		UNIT	
	(INPOT)	(OUTPUT)	CAPACITANCE	MIN TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _{PLH}	A	Y	C _I = 15 pF	3.9 ⁽²	6 ⁽²⁾	1 (2)	7(2)	1	6.5	1	7	ns	
t _{PHL}	A	ř	G _L = 15 pF	3.9 ⁽²	6(2)	1 (2)	7(2)	1	6.5	1	7	ns	
t _{PZH}	OE	Y	0 15 - 5	4.7 ⁽²	7.3(2)	1 (2)	8.5 ⁽²⁾	1	8.5	1	9.5		
t _{PZL}	UE	Y	C _L = 15 pF	4.7 ⁽²	7.3(2)	1 ⁽²⁾	8.5 ⁽²⁾	1	8.5	1	9.5	ns	
t _{PHZ}	OE	Y	0 15 - 5	5 ⁽²	7.2 ⁽²⁾	1 (2)	8.5 ⁽²⁾	1	8.5	1	9	ns	
t _{PLZ}	UE	ř	C _L = 15 pF	5 ⁽²	7.2 ⁽²⁾	1 (2)	8.5 ⁽²⁾	1	8.5	1	9		
t _{PLH}	A	V	Y	C 50 mF	5.4	8	1	9	1	8.5	1	9	
t _{PHL}	A	ř	C _L = 50 pF	5.4	8	1	9	1	8.5	1	9	ns	
t _{PZH}	OE	Y	C ₁ = 50 pF	6.2	9.3	1	10.5	1	10.5	1	11.5	ns	
t _{PZL}	UE	ř	C _L = 50 pF	6.2	9.3	1	10.5	1	10.5	1	11.5	ns	
t _{PHZ}	OE	Y	C = 50 pF	6.7	9.2	1	10.5	1	10.5	1	11	20	
t _{PLZ}	UE	ř	C _L = 50 pF	6.7	9.2	1	10.5	1	10.5	1	11	ns	
t _{sk(o)}			$C_L = 50 \text{ pF}$		1 ⁽³⁾				1		1	ns	

(1) Product Preview

(2) On products compliant to MIL-PRF-38535, this parameter is not production tested.

(3) On products compliant to MIL-PRF-38535, this parameter does not apply.

7.8 Noise Characteristics

 $V_{CC} = 5 \text{ V}, \text{ } \text{C}_{L} = 50 \text{ pF}, \text{ } \text{T}_{A} = 25^{\circ}\text{C}^{(1)}$

	PARAMETER	SN74	UNIT		
	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.5	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.2	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		4.8		V
V _{IH(D)}	High-level dynamic input voltage	3.5			V
V _{IL(D)}	Low-level dynamic input voltage			1.5	V

(1) Characteristics are for surface-mount packages only.

SN54AHC16244, SN74AHC16244

SCLS327H-MARCH 1996-REVISED OCTOBER 2014

NSTRUMENTS


ÈXAS

7.9 Operating Characteristics

 $V_{CC} = 5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$


	PARAMETER	TEST C	CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	10.5	pF

7.10 Typical Characteristics





8 Parameter Measurement Information



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 3. Load Circuit and Voltage Waveforms

NSTRUMENTS

ÈXAS

9 Detailed Description

9.1 Overview

The SNx4AHC16244 devices are 16-bit buffers and line drivers designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters

These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. They provide true outputs and symmetrical active-low output-enable (OE) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. The SN54AHC16244 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AHC16244 is characterized for operation from -40°C to 85°C.

9.2 Functional Block Diagram





Figure 4. Logic Diagram (Positive Logic)



Functional Block Diagram (continued)



This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Figure 5. Logic Symbol

9.3 Feature Description

- Wide operating voltage range
 - Operates from 2 V to 5.5 V
- Allows down voltage translation
 - Inputs accept voltages up to 5.5 V
- Slows edges rates, minimizing output ringing

9.4 Device Functional Modes

Table 1. Function Table (Each 4-bit Buffer/Driver)

INP	UTS	OUTPUT
OE	А	Y
L	Н	н
L	L	L
Н	Х	High-Z

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74AHC16244 is a low-drive CMOS device that can be used for a multitude of applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are tolerant to 5.5 V at any valid V_{CC} . This feature makes it ideal for translating down to the V_{CC} level. Figure 6 shows the reduction in ringing compared to higher-drive parts, such as AC.

10.2 Typical Application




Figure 6. Application Diagram

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure


1. Recommended input conditions:

- For rise time and fall time specifications, see ($\Delta t/\Delta V$) in the *Recommended Operating Conditions* table.
- For specified high and low levels, see (V_{IH} and V_{IL}) in the Recommended Operating Conditions table.
- Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC.}
- 2. Recommend output conditions:
 - Load currents should not exceed 25 mA per output and 75 mA total for the part.
 - Outputs should not be pulled above V_{CC.}



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in the *Recommended Operating Conditions*.


Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1 μ F capacitor is recommended. If there are multiple V_{CC} terminals then 0.01 μ F or 0.022 μ F capacitors are recommended for each power terminal. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1 μ F and 1.0 μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for the best results.


12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Figure 8 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver.

12.2 Layout Example





13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54AHC16244	Click here	Click here	Click here	Click here	Click here
SN74AHC16244	Click here	Click here	Click here	Click here	Click here

Table 2. Related Links

13.2 Trademarks

Widebus is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
74AHC16244DGGRG4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC16244	Samples
SN74AHC16244DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC16244	Samples
SN74AHC16244DGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HE244	Samples
SN74AHC16244DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC16244	Samples
SN74AHC16244DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC16244	Samples
SN74AHC16244DLRG4	ACTIVE	SSOP	DL	48	1000	TBD	Call TI	Call TI	-40 to 125		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC16244DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AHC16244DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74AHC16244DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC16244DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AHC16244DGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0
SN74AHC16244DLR	SSOP	DL	48	1000	367.0	367.0	55.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width


*All dimensions are nominal

Device	Package Name	Package Type Pins		SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74AHC16244DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated