SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

•	<i>UBT</i> ™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type	SN54ALVTH1 SN74ALVTH16601		G, DG	
	Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode	OEAB	1	56	CLKENAB
•	State-of-the-Art Advanced BiCMOS	LEAB			CLKAB
	Technology (ABT) <i>Widebus</i> ™ Design for 2.5-V and 3.3-V Operation and Low	A1 [] B1
	Static-Power Dissipation	GND [] GND
•	•	A2 [] B2
•	Support Mixed-Mode Signal Operation (5-V	A3 [] B3
	Input and Output Voltages With 2.3-V to	V _{CC}			V _{CC}
	3.6-V V _{CC})	A4 L] B4
•	Typical V _{OLP} (Output Ground Bounce)	A5 [B5
	<0.8 V at V _{CC} = 3.3 V, T _A = 25°C	A6 [] B6
•	High-Drive (–24/24 mA at 2.5-V and	GND [] GND
	–32/64 mA at 3.3-V V _{CC})	A7 [r] B7
•	I _{off} and Power-Up 3-State Support Hot	A8] B8
	Insertion	A9 [] B9
•	Use Bus Hold on Data Inputs in Place of	A10] B10
	External Pullup/Pulldown Resistors to	A11] B11
	Prevent the Bus From Floating	A12			B12
•	Auto3-State Eliminates Bus Current	GND] GND
÷	Loading When Output Exceeds V _{CC} + 0.5 V	A13 [A14 [] B13
•	Flow-Through Architecture Facilitates	A14 L A15 [] B14] B15
•	Printed Circuit Board Layout				
•	-	VCC L A16 [] VCC] B16
•	Distributed V _{CC} and GND Pin Configuration	A10 L] B17
	Minimizes High-Speed Switching Noise	GND] GND
•	ESD Protection Exceeds 2000 V Per	A18] B18
	MIL-STD-883, Method 3015; Exceeds 200 V				CLKBA
	Using Machine Model (C = 200 pF, R = 0)	LEBA			CLKENBA
	Latch-Up Performance Exceeds 100 mA Per		-0	20	

- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package
- NOTE: For tape and reel order entry: The DGGR package is abbreviated to GR and the DGVR package is abbreviated to VR.

description

The 'ALVTH16601 devices are 18-bit universal bus transceivers designed for 2.5-V or 3.3-V V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The devices combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UBT and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

description (continued)

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable OEAB is active low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down. which prevents driver conflict.

When V_{CC} is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ALVTH16601 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALVTH16601 is characterized for operation from -40°C to 85°C.


	FUNCTION TABLET											
	INPUTS											
CLKENAB	CLKENAB OEAB LEAB CLKAB A											
Х	Н	Х	Х	Х	Z							
Х	L	Н	Х	L	L							
Х	L	Н	Х	Н	Н							
н	L	L	Х	Х	в ₀ ‡							
н	L	L	Х	Х	в ₀ ‡ в ₀ ‡							
L	L	L	\uparrow	L	L							
L	L	L	\uparrow	Н	н							
L	L	L	L or H	Х	в ₀ ‡							

[†]A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

[‡] Output level before the indicated steady-state input conditions were established



SCES143A - SEPTEMBER 1998 - REVISED JULY 1999



logic diagram (positive logic)

To 17 Other Channels



SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} 0.5 V to 4.6 V Input voltage range, V _I (see Note 1)0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)0.5 V to 7 V
Output current in the low state, I _O : SN54ALVTH16601
SN74ALVTH16601
Output current in the high state, I _O : SN54ALVTH1660148 mA
SN74ALVTH16601
Input clamp current, I_{IK} (V _I < 0)
Output clamp current, I_{OK} (V _O < 0)
Package thermal impedance, θ _{JA} (see Note 2): DGG package
DGV package
DL package
Storage temperature range, T _{stg} –65°C to 150°C

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions, V_{CC} = 2.5 V \pm 0.2 V (see Note 3)

			SN54	ALVTH1	6601	SN74	ALVTH1	6601	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VCC	Supply voltage	2.3		2.7	2.3		2.7	V	
VIH	High-level input voltage		1.7		11	1.7			V
VIL	Low-level input voltage			Vin.	0.7			0.7	V
VI	Input voltage	0	Vcc	5.5	0	VCC	5.5	V	
ЮН	High-level output current			1	-6			-8	mA
	Low-level output current			5	6			8	mA
IOL	Low-level output current; current duty cycle \leq	50%; f ≥ 1 kHz	20,	5	18			24	ША
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	9		10			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	200			200			μs/V	
TA	Operating free-air temperature	-55		125	-40		85	°C	

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

recommended operating conditions, V_CC = 3.3 V \pm 0.3 V (see Note 3)

			SN54	ALVTH1	6601	SN74	ALVTH1	6601	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VCC	Supply voltage		3		3.6	3		3.6	V
VIH	High-level input voltage		2		2	2			V
VIL	Low-level input voltage		N.	0.8			0.8	V	
VI	Input voltage	0	Vcc	5.5	0	VCC	5.5	V	
ЮН	High-level output current			7	-24			-32	mA
le.	Low-level output current			5	24			32	A
IOL	Low-level output current; current duty cycle \leq	50%; f ≥ 1 kHz	20,	2	48			64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	9		10			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200			200			μs/V
Т _А	Operating free-air temperature	-55		125	-40		85	°C	

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES143A – SEPTEMBER 1998 – REVISED JULY 1999

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

	DAMETED	TEST OF		SN54	ALVTH1	6601	SN74	ALVTH1	6601	UNIT	
PA	RAMETER	TEST CO	ONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
VIK		V _{CC} = 2.3 V,	lj = -18 mA			-1.2			-1.2	V	
		V_{CC} = 2.3 V to 2.7 V,	I _{OH} = -100 μA	V _{CC} –0.	.2		V _{CC} -0.	2			
VOH		V _{CC} = 2.3 V	I _{OH} = –6 mA	1.8						V	
		VCC = 2.3 V	I _{OH} = –8 mA				1.8				
		V_{CC} = 2.3 V to 2.7 V,	I _{OL} = 100 μA			0.2			0.2		
V _{OL} V _{RST} ‡			$I_{OL} = 6 \text{ mA}$			0.4					
		V _{CC} = 2.3 V	I _{OL} = 8 mA						0.4	V	
		VCC = 2.5 V	I _{OL} = 18 mA			0.5					
			I _{OL} = 24 mA					0.5			
		$V_{CC} = 2.7 V$	$I_{O} = 1 \text{ mA},$ $V_{I} = V_{CC} \text{ or GND}$			0.55	0.55		V		
	Control inputs	V _{CC} = 2.7 V,	$V_I = V_{CC}$ or GND			±1			±1		
	Control inputs	V _{CC} = 0 or 2.7 V,	V _I = 5.5 V		RE	10			10		
lj	A or B ports		V _I = 5.5 V		7	10			10	μΑ	
		$V_{CC} = 2.7 V$	$V_I = V_{CC}$		20	1			1		
			$V_{I} = 0$		3	-5			-5		
loff		$V_{CC} = 0,$	V_{I} or V_{O} = 0 to 4.5 V	2					±100	μΑ	
I _{BHL} §		V _{CC} = 2.3 V,	V _I = 0.7 V		115			115		μΑ	
IBHH		V _{CC} = 2.3 V,	V _I = 1.7 V		-10			-10		μΑ	
IBHLO [‡]	#	V _{CC} = 2.7 V,	$V_I = 0$ to V_{CC}	300			300			μΑ	
Івнно		V _{CC} = 2.7 V,	$V_I = 0$ to V_{CC}	-300			-300			μΑ	
IEX☆		V _{CC} = 2.3 V,	V _O = 5.5 V		125	125			125	μΑ	
IOZ(PU	J/PD)□	$V_{CC} \le 1.2 \text{ V}, V_O = \frac{0.5}{0.5} \text{ V}$ V _I = GND or V _{CC} , OE =	/ to V _{CC} , don't care			±100			±100	μA	
		V _{CC} = 2.7 V,	Outputs high		0.04	0.1		0.04	0.1		
ICC		$V_{CC} = 2.7 \text{ V},$ $I_{O} = 0,$ $V_{CC} = 2.7 \text{ V},$ Out	Outputs low		2.5	4.5		2.5	4.5	mA	
			Outputs disabled		0.04	0.1		0.04	0.1		
Ci		V _{CC} = 2.5 V,	V _I = 2.5 V or 0		3			3		pF	
Cio		V _{CC} = 2.5 V,	$V_{O} = 2.5 \text{ V or } 0$		7			7		pF	

[†] All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}C$.

[‡] Data must not be loaded into the flip-flops/latches after applying power.

§ The bus-hold circuit can sink at least the minimum low sustaining current at VIL max. IBHL should be measured after lowering VIN to GND and then raising it to VIL max.

The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to V_{CC} and then lowering it to VIH min.

An external driver must source at least IBHLO to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

 \star Current into an output in the high state when V_O > V_{CC}

□High-impedance state during power up or power down



SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

	DAMETED	TEOT		SN54ALV	/TH16601	SN74AL	VTH16601	UNIT
PA	RAMETER	IEST	CONDITIONS	ΜΙΝ ΤΥ	'P [†] MAX	MIN T	YPT MAX	UNIT
VIK		V _{CC} = 3 V,	lj = -18 mA		-1.2		-1.2	V
		V _{CC} = 3 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} -0.2		V _{CC} -0.2		
VOH			I _{OH} = -24 mA	2				V
		V _{CC} = 3 V	I _{OH} = -32 mA			2		
		V _{CC} = 3 V to 3.6 V,	I _{OL} = 100 μA		0.2		0.2	
			I _{OL} = 16 mA				0.4	
V _{OL} V _{RST} ‡			I _{OL} = 24 mA		0.5			v
		$V_{CC} = 3 V$	I _{OL} = 32 mA				0.5	v
			I _{OL} = 48 mA		0.55			
			I _{OL} = 64 mA				0.55	
		V _{CC} = 3.6 V	$I_O = 1 \text{ mA},$ $V_I = V_{CC} \text{ or GND}$		0.55		0.55	
	Control in puto	V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND		24 ±1		±1	
	Control inputs	V _{CC} = 0 or 3.6 V,	V _I = 5.5 V	٨	10	10		
lj –	A or B ports		V _I = 5.5 V	UC C	5 10		10	μΑ
		or B ports $V_{CC} = 3.6 V$	$V_I = V_{CC}$	20	1		1	
			$V_{I} = 0$	4	-5		-5	
loff		$V_{CC} = 0,$	V_{I} or V_{O} = 0 to 4.5 V				±100	μA
I _{BHL} §		V _{CC} = 3 V,	V _I = 0.8 V	75		75		μΑ
IBHH		V _{CC} = 3 V,	$V_{I} = 2 V$	-75		-75		μA
IBHLO	#	V _{CC} = 3.6 V,	$V_I = 0$ to V_{CC}	500		500		μA
Івнно		V _{CC} = 3.6 V,	$V_I = 0$ to V_{CC}	-500		-500		μA
I _{EX} ☆		V _{CC} = 3 V,	V _O = 5.5 V		125		125	μA
IOZ(PL	J/PD)□	$V_{CC} \le 1.2 \text{ V}, \text{ V}_{O} = \underline{0.5} \text{ V to V}_{CC}, \pm 100$		±100	μA			
		V _{CC} = 3.6 V,	Outputs high	0	.06 0.1		0.06 0.1	
ICC		$I_{O} = 0,$	Outputs low		3.5 5		3.5 5	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled	0	.06 0.1		0.06 0.1	
∆ICC◊		$V_{CC} = 3 V \text{ to } 3.6 V, \text{ Or}$ Other inputs at V_{CC} or	ne input at V _{CC} – 0.6 V, [.] GND		0.4		0.4	mA
Ci		V _{CC} = 3.3 V,	V _I = 3.3 V or 0		3		3	pF
Cio		V _{CC} = 3.3 V,	V _O = 3.3 V or 0		7		7	pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

[‡] Data must not be loaded into the flip-flops/latches after applying power.

S The bus-hold circuit can sink at least the minimum low sustaining current at VIL max. IBHL should be measured after lowering VIN to GND and then raising it to VIL max.

The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

#An external driver must source at least IBHLO to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

 \star Current into an output in the high state when V_O > V_{CC}

□High-impedance state during power up or power down

◊ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCES143A – SEPTEMBER 1998 – REVISED JULY 1999

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

				SN54ALVTH16601		SN74ALVT	H16601	UNIT
				MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency				150		150	MHz
	Pulse duration	LE high		1.8		1.8		~~
tw	Pulse duration	CLK high or low		2.3		2.3		ns
			Data high	4		4		
		A or B before CLK↑	Data low	5.2		5.2		
	Caturationa	A or B before LE↓	CLK high	0.7	EW	0.7		~~
t _{su}	Setup time	A or B before LEV	CLK low	0.9	E	0.9		ns
			Data high	1.7	6	1.7		
		CLKEN before CLK↑	Data low	2.3		2.3		
		A or B after CLK↑	Data high	0.5		0.5		
		A or B after CLK	Data low	0.5		0.5		
			CLK high	2.3		2.3		
th	Hold time	A or B after LE↓	CLK low	2.4		2.4		ns
			Data high	0.5		0.5		
		CLKEN after CLK↑	Data low	0.5		0.5		

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

				SN54ALVT	H16601	SN74ALVT	H16601	UNIT
				MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency				150		150	MHz
	Dulas duration	LE high		1.8		1.8		
tw	Pulse duration	CLK high or low		2.3		2.3		ns
			Data high	2.4		2.4		
		A or B before CLK↑	Data low	3.8		3.8		
	Sotup time		CLK high	1	EN	1		20
t _{su}	Setup time	A or B before LE \downarrow	CLK low	0.6	EL	0.6		ns
			Data high	1.4 🭳	G	1.4		
		CLKEN before CLK [↑]	Data low	1.9		2.4 3.8 1 0.6 1.4 1.9 0.5 0.5 2		
		A or B after CLK↑	Data high	0.5		0.5		
		A or B after CLK	Data low	0.5		0.5		
	Lod time		CLK high	2		2		
th	Hold time	A or B after LE↓	CLK low	2.3		2.3		ns
			Data high	0.6		0.6		
		CLKEN after CLK1	Data low	0.5		0.5		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

switching characteristics over recommended operating free-air temperature range, C_L = 30 pF, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	SN54ALVT	H16601	SN74ALVT	H16601	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
fmax			150		150		MHz
^t PLH	B or A	A or B	1.1	<u>4</u> .1	1.1	4.1	ns
^t PHL	BOLA	AUB	1.6	4.8	1.6	4.8	115
^t PLH	LEBA or LEAB	A or B	2.1	5	2.1	5	ns
^t PHL		AUB	2.4	5.4	2.4	5.4	115
^t PLH	CLKBA or CLKAB	A or B	2	5	2	5	ns
^t PHL	CLKBA OF CLKAB	AUD	2.5	5.9	2.5	5.9	115
^t PZH	OEBA or OEAB	A or B	Q 1.2	4.8	1.2	4.8	ns
^t PZL	OEBA OF OEAB	AUB	1	4.6	1	4.6	115
^t PHZ	OEBA or OEAB	A or B	1.2	5.2	1.2	5.2	ns
^t PLZ	UEDA UI UEAD	A 01 B	1	3.9	1	3.9	115

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	SN54ALVT	H16601	SN74ALVT	H16601	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
fmax			150		150		MHz
^t PLH	B or A	A or B	1.4	3.9	1.4	3.9	ns
^t PHL	BOLA	AUB	1.1	3.9	1.1	3.9	115
^t PLH	LEBA or LEAB	A or B	2	4.6	2	4.6	ns
^t PHL	LEDA OI LEAD	AUB	2.1	4.6	2.1	4.6	115
^t PLH	CLKBA or CLKAB	A or B	1.9	4.5	1.9	4.5	ns
^t PHL	CLKBA OF CLKAB	AUB	2.2	4.6	2.2	4.6	115
^t PZH	OEBA or OEAB	A or B	Q 1	4.2	1	4.2	ns
^t PZL	OEBA OF OEAB	AUB	1	4.4	1	4.4	115
^t PHZ	OEBA or OEAB	A or B	1.8	5.3	1.8	5.3	ns
^t PLZ		AUB	1.7	4.6	1.7	4.6	115



SCES143A - SEPTEMBER 1998 - REVISED JULY 1999




- NOTES: A. Cl includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



SCES143A - SEPTEMBER 1998 - REVISED JULY 1999



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform22 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \le 10 MHz, Z_O = 50 Ω, t_f \le 2.5 ns. t_f \le 2.5 ns.
 - C_{1} An input pulses are supplied by generators having the following characteristics. PRR \leq 10 MHz, 20 = 50.22, $t_{1} \leq 2.5$ Hs, $t_{1} \leq 2.5$ Hs

D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	•		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74ALVTH16601DLG4	ACTIVE	SSOP	DL	56	20	TBD	Call TI	Call TI	-40 to 85		Samples
SN74ALVTH16601DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16601	Samples
SN74ALVTH16601DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16601	Samples
SN74ALVTH16601GR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16601	Samples
SN74ALVTH16601VR	ACTIVE	TVSOP	DGV	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VT601	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

PACKAGE OPTION ADDENDUM

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVTH16601DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
SN74ALVTH16601GR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74ALVTH16601VR	TVSOP	DGV	56	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVTH16601DLR	SSOP	DL	56	1000	367.0	367.0	55.0
SN74ALVTH16601GR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74ALVTH16601VR	TVSOP	DGV	56	2000	367.0	367.0	45.0

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ALVTH16601DL	DL	SSOP	56	20	473.7	14.24	5110	7.87

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194




DGV0056A



PACKAGE OUTLINE

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.




DGV0056A

EXAMPLE BOARD LAYOUT

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGV0056A

EXAMPLE STENCIL DESIGN

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.




PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated