SCLS519A - AUGUST 2003 - REVISED APRIL 2008

- Qualified for Automotive Applications
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- 3-State Version of 'HC153
- Wide Operating Voltage Range of 2 V to 6 V
- High-Current Inverting Outputs Drive Up To 15 LSTTL Loads
- Low Power Consumption, 80-μA Max I_{CC}
- Typical t_{pd} = 9 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Permit Multiplexing From n Lines to One Line
- Perform Parallel-to-Serial Conversion

D PACKAGE (TOP VIEW) 16 V_{CC} 10E [15 20E B 🛮 2 1C3 🛮 3 14 🛮 A 1C2 ∏ 4 13 2C3 12 **1** 2C2 1C1 ∏ 5 1C0 ∏ 6 11 2C1 1Y 🛮 7 10 2C0 9 2Y GND [8]

description/ordering information

Each data selector/multiplexer contains inverters and drivers to supply full binary decoding data selection to the AND-OR gates. Separate output-control inputs are provided for each of the two 4-line sections.

The 3-state outputs can interface with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (in the high-impedance state), the low impedance of the single enabled output drives the bus line to a high or low logic level. Each output has its own output-enable (\overline{OE}) input. The outputs are disabled when their respective \overline{OE} is high.

ORDERING INFORMATION[†]

T _A			ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SOIC – D Tape and reel		SN74HC253QDRQ1	HC253Q1

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[‡] Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

SN74HC253-Q1 **DUAL 4-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER** WITH 3-STATE OUTPUTS SCLS519A - AUGUST 2003 - REVISED APRIL 2008


FUNCTION TABLE

			INPUTS				
SELI	ECT†		DA	TA		ΔF.	OUTPUT V
В	A C0 C1 C2 C3				СЗ	OE	•
Х	Х	Х	Χ	Х	Х	Н	Z
L	L	L	Χ	X	X	L	L
L	L	Н	Χ	X	Χ	L	Н
L	Н	Х	L	X	X	L	L
L	Н	Х	Н	X	X	L	Н
Н	L	Х	Χ	L	X	L	L
Н	L	Χ	Χ	Н	Χ	L	Н
Н	Н	Х	Χ	Χ	L	L	L
Н	Н	Χ	Χ	Χ	Н	L	Н

[†] Select inputs A and B are common to both sections.



logic diagram (positive logic)





SCLS519A - AUGUST 2003 - REVISED APRIL 2008

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2)	73°C/W
Storage temperature range, T _{sto}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage		2	5	6	V
		V _{CC} = 2 V	1.5			
V_{IH}	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			V
		V _{CC} = 6 V	4.2			
		V _{CC} = 2 V			0.5	
V_{IL}	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$			1.35	V
		V _{CC} = 6 V			1.8	
VI	Input voltage		0		V_{CC}	V
Vo	Output voltage		0		V_{CC}	V
		V _{CC} = 2 V			1000	
Δt/Δν	Input transition rise/fall time	$V_{CC} = 4.5 \text{ V}$			500	ns
		V _{CC} = 6 V			400	
T _A	Operating free-air temperature		-40		125	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS519A - AUGUST 2003 - REVISED APRIL 2008

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEGT COMPLETE	TEST CONDITIONS		T	_A = 25°C	;		MAY	
PARAMETER	TEST CONDITIO	INS	v _{cc}	MIN	TYP	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		
	$V_{I} = V_{IH}$ or V_{IL}	$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		
V _{OH}			6 V	5.9	5.999		5.9		V
		$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		
		$I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.2		
	V _I = V _{IH} or V _{IL}	I _{OL} = 20 μA	2 V		0.002	0.1		0.1	
			4.5 V		0.001	0.1		0.1	
V_{OL}			6 V		0.001	0.1		0.1	V
		$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4	
		$I_{OL} = 7.8 \text{ mA}$	6 V		0.15	0.26		0.4	
I _I	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000	nA
I _{OZ}	$V_O = V_{CC}$ or 0		6 V		±0.01	±0.5		±10	μΑ
I _{CC}	$V_I = V_{CC}$ or 0,	I _O = 0	6 V			8		160	μΑ
C _i			2 V to 6 V		3	10		10	pF

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

24244555	FROM	то	1,,	T _A = 25	°C			
PARAMETER	(INPUT)	(OUTPUT)	v _{cc}	MIN TYP	MAX	MIN MAX	UNIT	
			2 V	62	150	225		
	A or B	Any Y	4.5 V	19	30	45		
			6 V	16	26	38		
t _{pd}	Data (Any C)		2 V	54	126	210	ns	
		Υ	4.5 V	16	3 28	42		
			6 V	10	3 23	36		
	ŌE		2 V	28	3 100	150	50	
t _{en}		Υ	4.5 V	11	20	30	ns	
			6 V	Ç	17	26		
			2 V	2	135	203		
t _{dis}	ŌĒ	Υ	4.5 V	14	30	45	ns	
			6 V	12	2 35	38		
			2 V	28	8 60	90		
t _t		Υ	4.5 V	8	3 12	18	ns	
			6 V	6	10	15		

SCLS519A - AUGUST 2003 - REVISED APRIL 2008


switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	\ \ \	T,	գ = 25°C	;	BAIN! BAA	/ LINUT
PARAMETER	(INPUT)	(OUTPUT)	v _{cc}	MIN	TYP	MAX	MIN MA	K UNIT
			2 V		76	235	35	5
t _{pd}	A or B	Any Y	4.5 V		23	47	7	1
			6 V		20	41	6	
	Data (Any C)		2 V		68	220	33	ns 5
		Υ	4.5 V		20	44	6	7
			6 V		17	38	5	7
	ŌĒ		2 V		44	185	28	0
t _{en}		Υ	4.5 V		16	37	5	6 ns
			6 V		14	32	4	В
			2 V		45	210	31	5
t _t		Υ	4.5 V		17	42	6	3 ns
			6 V		13	36	5	3


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per multiplexer	No load	45	pF


PARAMETER MEASUREMENT INFORMATION




PARAI	METER	R _L	C _L	S1	S2
	t _{PZH}	1 k Ω	50 pF or	Open	Closed
t _{en}	t _{PZL}	1 K22	150 pF	Closed	Open
	t _{PHZ}	1 k Ω	50 pF	Open	Closed
t _{dis}	t _{PLZ}	1 K22	50 pr	Closed	Open
t _{pd} or	t _t		50 pF or 150 pF	Open	Open



VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES





VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

- NOTES: A. C_L includes probe and test-fixture capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 6$ ns, $t_f = 6$ ns.
 - D. The outputs are measured one at a time with one input transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms







10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74HC253QDRG4Q1	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC253QQ1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74HC253-Q1:



PACKAGE OPTION ADDENDUM

10-Dec-2020

• Catalog: SN74HC253

● Enhanced Product: SN74HC253-EP

• Military: SN54HC253

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Aug-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC253QDRG4Q1	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC253QDRG4Q1	SOIC	D	16	2500	356.0	356.0	35.0

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated