









SN74LV540A

SCLS409I-MAY 1998-REVISED DECEMBER 2014

SN74LV540A Octal Buffers/Drivers with 3-State Outputs

1 Features

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 8.5 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on • All Ports
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model
 - 200-V Machine Model
 - 2000-V Charged-Device Model

2 Applications

- **Tests and Measurements**
- Industrial Transports

Tools &

Software

- Patient Monitoring
- Wireless Infrastructure
- **Network Switches**
- Automotive Infotainment

3 Description


The SN74LV540A device is an octal buffer/driver designed for 2-V to 5.5-V V_{CC} operation.

This device is ideal for driving bus lines or buffer memory address registers. It features inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

Device Information ⁽¹⁾									
PART NUMBER	PACKAGE	BODY SIZE (NOM)							
	VQFN (20)	4.50 x 3.50 mm							
	SSOP (20)	7.50 x 5.30 mm							
SN74LV540A	TSSOP (20)	6.50 x 4.40 mm							
	TVSOP (20)	5.00 x 4.40 mm							
	SOIC (20)	12.80 x 7.50 mm							

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic 4



To Seven Other Channels

Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Sim	plified Schematic1
5	Rev	ision History 2
6	Pin	Configuration and Functions 3
7		cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics
	7.6	Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V} \dots 6$
	7.7	Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$
	7.8	Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$
	7.9	Noise Characteristics 7
	7.10	Operating Characteristics7
	7.11	Typical Characteristics 7
8	Para	ameter Measurement Information

5 Revision History

•

2

Changes from Revision H (April 2005) to Revision I

Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	
Mechanical, Packaging, and Orderable Information section.	
Deleted Ordering Information table.	1
Changed MAX operating temperature to 125°C in Recommended Operating Conditions table.	5

9 9.1 9.2 9.3 10 Application and Implementation...... 10 10.1 Application Information..... 10 10.2 Typical Application 10 11 Power Supply Recommendations 11 12 Layout..... 12 12.1 Layout Guidelines 12 12.2 Layout Example 12 13 Device and Documentation Support 12 13.1 Related Links 12 13.2 Trademarks 12 13.3 Electrostatic Discharge Caution 12 13.4 Glossary..... 12 14 Mechanical, Packaging, and Orderable Information 12

TEXAS INSTRUMENTS


www.ti.com


Page



SN74LV540A SCLS409I – MAY 1998 – REVISED DECEMBER 2014

6 Pin Configuration and Functions





Pin Functions

PIN		TYPE	DESCRIPTION				
NO.	NAME	TTPE	DESCRIPTION				
1	OE1	Ι	Output Enable 1				
2	A1	Ι	A1 Input				
3	A2	Ι	A2 Input				
4	A3	Ι	A3 Input				
5	A4	Ι	A4 Input				
6	A5	I	A5 Input				
7	A6	Ι	A6 Input				
8	A7	Ι	A7 Input				
9	A8	Ι	A8 Input				
10	GND	_	Ground Pin				
11	Y8	0	Y8 Output				
12	Y7	0	Y7 Output				
13	Y6	0	Y6 Output				
14	Y5	0	Y5 Output				
15	Y4	0	Y4 Output				
16	Y3	0	Y3 Output				
17	Y2	0	Y2 Output				
18	Y1	0	Y1 Output				
19	OE2	Ι	Output Enable 2				
20	V _{CC}		Power Pin				

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the high-impedance	e or power-off state ⁽²⁾	-0.5	7	V
Vo	Output voltage range applied in the high or low state ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current	$V_{O} = 0$ to V_{CC}		±35	mA
	Continuous current through V_{CC} or GND		±70	mA	
T _{stg}	Storage temperature range	-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) This value is limited to 5.5-V maximum.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all $pins^{(1)}$	2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{pins^{(2)}}$	2000	V
		Machine Model (MM)	200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			SN74LV54	AOA		
			MIN	MAX	UNIT	
V _{CC}	Supply voltage		2	5.5	V	
		$V_{CC} = 2 V$	1.5			
		V_{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		V	
V _{IH}	High-level input voltage	$V_{CC} = 3 V$ to 3.6 V	V _{CC} × 0.7		V	
		V_{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7			
		$V_{CC} = 2 V$		0.5		
V		V_{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$	V	
V _{IL}	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC} \times 0.3$	v	
		V_{CC} = 4.5 V to 5.5 V		$V_{CC} \times 0.3$		
VI	Input voltage		0	5.5	V	
V		High or low state	0	V _{CC}	V	
Vo	Output voltage	3-state	0	5.5	V	
		$V_{CC} = 2 V$		-50	μA	
		V_{CC} = 2.3 V to 2.7 V		-2		
I _{OH}	High-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		-8	mA	
	Output voltage High-level output current	$V_{CC} = 4.5 V \text{ to } 5.5 V$		-16		
		$V_{CC} = 2 V$		50	μA	
	Level and a dead assessed	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		
I _{OL}	Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		8	mA	
		V_{CC} = 4.5 V to 5.5 V		16		
		V_{CC} = 2.3 V to 2.7 V		200		
Δt/Δv	Δv Input transition rise or fall rate	$V_{CC} = 3 V \text{ to } 3.6 V$		100		
		V_{CC} = 4.5 V to 5.5 V		20		
T _A	Operating free-air temperature		-40	125	°C	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

7.4 Thermal Information

				SN74L	V540A					
	THERMAL METRIC ⁽¹⁾	DB	DGV	DW	NS	PW	RGY	UNIT		
			20 PINS							
$R_{\theta JA}$	Junction-to-ambient thermal resistance	96.0	116.1	79.8	77.1	102.8	35.1			
R _{0JC(top)}	Junction-to-case (top) thermal resistance	57.7	31.3	45.8	43.6	36.8	43.3			
$R_{\theta JB}$	Junction-to-board thermal resistance	51.2	57.6	47.4	44.6	53.8	12.9			
Ψյτ	Junction-to-top characterization parameter	19.4	1.0	18.5	17.2	2.5	0.9	°C/W		
Ψ _{JB}	Junction-to-board characterization parameter	50.8	56.9	47.0	44.2	53.3	12.9			
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	_	_	_	_	7.9			

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

SN74LV540A SCLS409I – MAY 1998 – REVISED DECEMBER 2014

www.ti.com

7.5 Electrical Characteristics

PARAMETER	TEST CONDITIONS	V	T _A =	= 25°C		–40°C to 8	35°C	–40°C to 1	25°C	UNIT
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	$V_{CC} - 0.1$			V _{CC} – 0.1		V _{CC} – 0.1		
V _{OH}	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2		2		V
	$I_{OH} = -8 \text{ mA}$	3 V	2.48			2.48		2.48		
	I _{OH} = -16 mA	4.5 V	3.8			3.8		3.8		
	I _{OL} = 50 μA	2 V to 5.5 V			0.1		0.1		0.1	
V _{OL}	$I_{OL} = 2 \text{ mA}$	2.3 V			0.4		0.4		0.4	V
	I _{OL} = 8 mA	3 V			0.44		0.44		0.44	
	I _{OL} = 16 mA	4.5 V			0.55		0.55		0.55	
lı	V _I = 5.5 V or GND	0 to 5.5 V			±1		±1		±1	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±5		±5		±5	μA
I _{CC}	$V_{I} = V_{CC} \text{ or } GND, I_{O} = 0$	5.5 V			20		20		20	μA
I _{off}	V_{I} or $V_{O} = 0$ to 5.5 V	0			5		5		5	μA
0		3.3 V		2.5						- 5
Ci	$V_I = V_{CC}$ or GND	5 V		2.5						pF

over recommended operating free-air temperature range (unless otherwise noted)

7.6 Switching Characteristics, V_{CC} = 2.5 V ± 0.2 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

DADAMETED	PARAMETER FROM		TO LOAD		T _A = 25°C			o 85°C	-40°C to 125°C		UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN ⁻	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{pd}	A	Y	C _L = 15 pF	5	.6 ⁽¹⁾	12 ⁽¹⁾	1	14.5	1	16	
t _{en}	OE	Y		7.	.8 ⁽¹⁾	17.4 ⁽¹⁾	1	21	1	22.5	ns
t _{dis}	OE	Y		5	.7 ⁽¹⁾	16 ⁽¹⁾	1	19	1	20	
t _{pd}	А	Y			7.9	16.8	1	18.5	1	20	
t _{en}	OE	Y			10.1	22.2	1	25.5	1	27	~~
t _{dis}	OE	Y	C _L = 50 pF		8.1	22.3	1	25.5	1	26.5	ns
t _{sk(o)}						2		2		3	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

7.7 Switching Characteristics, V_{cc} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	LOAD	T _A = 25°C			-40°C to	o 85°C	-40°C to 125°C		UNIT
PARAMETER	(INPUT)	(OUTPUT)	(OUTPUT) CAPACITANCE		TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{pd}	A	Y	C _L = 15 pF		4.1 ⁽¹⁾	7 ⁽¹⁾	1	8.5	1	9.5	
t _{en}	OE	Y			5.6 ⁽¹⁾	10.5 ⁽¹⁾	1	12.5	1	14	ns
t _{dis}	OE	Y			4.2 ⁽¹⁾	10.5 ⁽¹⁾	1	12.5	1	13.5	
t _{pd}	А	Y			5.8	10.5	1	12	1	13	
t _{en}	OE	Y			7.3	14	1	16	1	17.5	-
t _{dis}	OE	Y	C _L = 50 pF		5.8	15.4	1	17.5	1	18.5	ns
t _{sk(o)}						1.5		1.5		2	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.



7.8 Switching Characteristics, $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	LOAD	Т	T _A = 25°C			o 85°C	–40°C to 125°C		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{pd}	А	Y	C _L = 15 pF		3 ⁽¹⁾	5 ⁽¹⁾	1	6	1	7	
t _{en}	OE	Y			4.1 ⁽¹⁾	7.2 ⁽¹⁾	1	8.5	1		ns
t _{dis}	OE	Y			2.9 ⁽¹⁾	7 ⁽¹⁾	1	8	1	9	
t _{pd}	А	Y			4.2	7	1	8	1	9	
t _{en}	OE	Y			5.3	9.2	1	10.5	1	11.5	
t _{dis}	OE	Y	C _L = 50 pF		3.5	8.8	1	10	1	11	ns
t _{sk(o)}						1		1		1.5	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

7.9 Noise Characteristics⁽¹⁾

 V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C

	PARAMETER	SN	UNIT		
	PARAMEIER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.5	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.3	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3		V
V _{IH(D)}	High-level dynamic input voltage	2.3			V
V _{IL(D)}	Low-level dynamic input voltage			0.97	V


(1) Characteristics are for surface-mount packages only.

7.10 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CON	DITIONS	V _{cc}	TYP	UNIT	
<u> </u>	Dower discinction consultance	Outputs enabled		£ 10 MU-	3.3 V	10	pF
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 50 pF,	f = 10 MHz	5 V	11	


7.11 Typical Characteristics



SN74LV540A SCLS409I – MAY 1998 – REVISED DECEMBER 2014

www.ti.com

8 Parameter Measurement Information



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
 - D. The outputs are measured one at a time, with one input transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PHL} and t_{PLH} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



9 Detailed Description

9.1 Overview


The SN74LV540A device is an octal buffer/driver designed for 2-V to 5.5-V V_{CC} operation.

This device is ideal for driving bus lines or buffer memory address registers. It features inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

The 3-state control gate is a two-input AND gate with active-low inputs so that, if either output enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all corresponding outputs are in the high-impedance state. The outputs provide inverted data when they are not in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

9.2 Functional Block Diagram



To Seven Other Channels

9.3 Feature Description

- Wide operating voltage range
 - Operates from 2 V to 5.5 V
- Allows down-voltage translation
 - Inputs accept voltages to 5.5 V
 - Slow edges reduce output ringing
- I_{off} feature
 - Allows voltages on the inputs and outputs when V_{CC} is 0 V

9.4 Device Functional Modes

Table 1. Function Table (Each Buffer/Driver)

	OUTPUT		
OE1	OE2	Α	Y
L	L	L	Н
L	L	Н	L
н	Х	х	Z
х	Н	Х	Z

SN74LV540A

SCLS409I-MAY 1998-REVISED DECEMBER 2014

TEXAS INSTRUMENTS

www.ti.com

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74LV540A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where putput ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are tolerant to 5.5 V at any valid V_{CC} . This feature makes it Ideal for translating down to the V_{CC} level. Figure 5 shows the reduction in ringing compared to higher drive parts such as AC.

10.2 Typical Application




Figure 4. Typical Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure


1. Recommended Input Conditions

- For rise time and fall time specifications, see $\Delta t/\Delta V$ in the *Recommended Operating Conditions* table.
- For specified High and low levels, see V_{IH} and V_{IL} in the *Recommended Operating Conditions* table.
- Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC} .
- 2. Recommend Output Conditions
 - Load currents should not exceed 35 mA per output and 70 mA total for the part.
 - Outputs should not be pulled above V_{CC}.



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

Texas Instruments

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 6 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

12.2 Layout Example




Figure 6. Layout Diagram

13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74LV540A	Click here	Click here	Click here	Click here	Click here	

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LV540ADBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV540A	Samples
SN74LV540ADGVR	ACTIVE	TVSOP	DGV	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV540A	Samples
SN74LV540ADW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV540A	Samples
SN74LV540ADWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV540A	Samples
SN74LV540ANSR	ACTIVE	SO	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV540A	Samples
SN74LV540ANSRE4	ACTIVE	SO	NS	20	2000	TBD	Call TI	Call TI	-40 to 125		Samples
SN74LV540APW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV540A	Samples
SN74LV540APWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV540A	Samples
SN74LV540ARGYR	ACTIVE	VQFN	RGY	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV540A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV540ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LV540ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV540ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LV540ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LV540APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LV540ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

6-Jun-2022



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV540ADBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74LV540ADGVR	TVSOP	DGV	20	2000	356.0	356.0	35.0
SN74LV540ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LV540ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LV540APWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74LV540ARGYR	VQFN	RGY	20	3000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

6-Jun-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LV540ADW	DW	SOIC	20	25	507	12.83	5080	6.6
SN74LV540APW	PW	TSSOP	20	70	530	10.2	3600	3.5

PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



DB0020A

EXAMPLE BOARD LAYOUT

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DB0020A

EXAMPLE STENCIL DESIGN

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



GENERIC PACKAGE VIEW


VQFN - 1 mm max height

PLASTIC QUAD FGLATPACK - NO LEAD

3.5 x 4.5, 0.5 mm pitch

RGY 20

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





RGY0020A



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RGY0020A

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RGY0020A

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated