

SN74LV595A-Q1 SCLS539E - AUGUST 2003 - REVISED JUNE 2022

# SN74LV595A-Q1 8-Bit Shift Registers With 3-State Output Registers

#### 1 Features

- Qualified for automotive applications
- Available in wettable flank QFN (WBQB) package
- Customer-Specific Configuration Control Can Be Supported Along With Major-Change Approval
- 2-V to 5.5-V V<sub>CC</sub> Operation
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2.3 V at  $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Supports Mixed-Mode Voltage Operation on All
- 8-Bit Serial-In, Parallel-Out Shift
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Shift Register Has Direct Clear

## 2 Applications

- Output expansion
- LED matrix control
- 7-segment display control

## 3 Description

The SN74LV595A-Q1 contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and a serial output for cascading. When the output-enable  $(\overline{OE})$  input is high, all outputs except Q<sub>H</sub> are in the high-impedance state.

The device is fully specified for partial-power-down applications using  $I_{\text{off}}.$  The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
	PW (TSSOP, 16)	5.00 mm × 4.40 mm			
SN74LV595A-Q1	WBQB (WQFN, 16) <sup>(2)</sup>	3.60 mm × 2.60 mm			

- For all available packages, see the orderable addendum at (1) the end of the data sheet.
- Preview




Figure 3-1. Logic Diagram (Positive Logic)



## **Table of Contents**

1 Features1	7 Parameter Measurement Information	10
2 Applications 1	8 Detailed Description	. 11
3 Description1	8.1 Overview	
4 Revision History2	8.2 Functional Block Diagram	
5 Pin Configuration and Functions3	8.3 Feature Description	
Specifications4	8.4 Device Functional Modes	.14
6.1 Absolute Maximum Ratings4	9 Application and Implementation	15
6.2 ESD Ratings4	9.1 Application Information	15
6.3 Recommended Operating Conditions5	9.2 Typical Application	
6.4 Thermal Information5	10 Power Supply Recommendations	.18
6.5 Electrical Characteristics6	11 Layout	.18
6.6 Timing Requirements, V <sub>CC</sub> = 2.5 V ± 0.2 V6	11.1 Layout Guidelines	18
6.7 Timing Requirements, V <sub>CC</sub> = 3.3 V ± 0.3 V7	11.2 Layout Example	18
6.8 Timing Requirements, V <sub>CC</sub> = 5 V ± 0.5 V7	12 Device and Documentation Support	.19
6.9 Switching Characteristics, V <sub>CC</sub> = 2.5 V ± 0.2 V8	12.1 Receiving Notification of Documentation Updates	.19
6.10 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V9	12.2 Support Resources	19
6.11 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V9	12.3 Trademarks	19
6.12 Noise Characteristics9	12.4 Electrostatic Discharge Caution	.19
6.13 Operating Characteristics9	12.5 Glossary	
•	•	

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Revision D (October 2009) to Revision E (June 2022)

Page

- tables......1

Submit Document Feedback



# **5 Pin Configuration and Functions**




Figure 5-1. PW Package 16-Pin TSSOP Top View




Figure 5-2. WBQB Package 16-Pin WQFN Transparent Top View

Table 5-1. Pin Functions

P	IN	TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	ITPE\''	DESCRIPTION
GND	8	G	Ground
ŌĒ	13	I	Output Enable Pin
Q <sub>A</sub>	15	0	Q <sub>A</sub> Output
Q <sub>B</sub>	1	0	Q <sub>B</sub> Output
Q <sub>C</sub>	2	0	Q <sub>C</sub> Output
$Q_D$	3	0	Q <sub>D</sub> Output
Q <sub>E</sub>	4	0	Q <sub>E</sub> Output
Q <sub>F</sub>	5	0	Q <sub>F</sub> Output
$Q_G$	6	0	Q <sub>G</sub> Output
Q <sub>H</sub>	7	0	Q <sub>H</sub> Output
Q <sub>H</sub> '	9	0	Q <sub>H</sub> ' Output
SRCLR	10	I	SRCLR Input
SRCLK	11	I	SRCLK Input
RCLK	12	I	RCLK Input
SER	14	I	SER Input
V <sub>CC</sub>	16	Р	Positive Supply
PAD	-	-	Thermal Pad <sup>(2)</sup>

<sup>(1)</sup> I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

<sup>(2)</sup> WBQB Package Only



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7.0	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7.0	V
\/	Voltage range applied to ar	ny output in the high-impedance or power-off state <sup>(2)</sup>	-0.5	4.6	V
Vo	Output voltage range appli	ed to any output in the high or low state <sup>(2) (3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	V <sub>1</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			7.0 7.0 7.0 4.6 V <sub>CC</sub> + 0.5 -20 -50 ±35 ±70	mA
	Continuous current through	V <sub>CC</sub> or GND		±70	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		<b>–</b> 65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 3) The package thermal impedance is calculated in accordance with JESD 51-7.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 HBM ESD Classification Level 2 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Machine Model (MM), per JEDEC specification	±200	V
		Charged-device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	±1000	

(1) AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

Submit Document Feedback



# **6.3 Recommended Operating Conditions**

			MIN	MAX	UNIT			
V <sub>CC</sub>	Supply voltage		2	5.5	V			
		V <sub>CC</sub> = 2 V						
	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		V			
V <sub>IH</sub>	riigii-ievei iiiput voitage	V <sub>CC</sub> = 3 V to 3.6 V	V <sub>CC</sub> × 0.7		V			
		V <sub>CC</sub> = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7					
		V <sub>CC</sub> = 2 V		0.5				
,,	Laurianalianutualtana	V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × (		V			
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		V <sub>CC</sub> × 0.3	V			
		V <sub>CC</sub> = 4.5 V to 5.5 V		V <sub>CC</sub> × 0.3				
VI	Input voltage <sup>(1)</sup>		0	5.5	V			
.,	Outrot with an	High or low state	0	V <sub>CC</sub>	V			
Vo	Output voltage	3-state	0 5.5		V			
		V <sub>CC</sub> = 2 V		-50	μA			
<b> </b> .	Lligh lavel autout augraph	V <sub>CC</sub> = 2.3 V to 2.7 V		-2				
I <sub>OH</sub>	High level output current	V <sub>CC</sub> = 3 V to 3.6 V		-8	mA			
		V <sub>CC</sub> = 4.5 V to 5.5 V		-16				
		V <sub>CC</sub> = 2 V		50	μA			
<b> </b> .	Landard colored	V <sub>CC</sub> = 2.3 V to 2.7 V		2				
I <sub>OL</sub>	Low level output current	V <sub>CC</sub> = 3 V to 3.6 V		8	mA			
		V <sub>CC</sub> = 4.5 V to 5.5 V		16				
		V <sub>CC</sub> = 2.3 V to 2.7 V		200				
Δt/Δv	Input transition rise/fall time	V <sub>CC</sub> = 3 V to 3.6 V		100	ns/V			
		V <sub>CC</sub> = 4.5 V to 5.5 V		20				
		SN74LV595AIPWRQ1	-40	85				
T <sub>A</sub>	Operating free-air temperature	SN74LV595AQPWRQ1 or SN74LV595AQWBQRQ1	-40	125	°C			

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*.

### **6.4 Thermal Information**

		SN74LV	595A-Q1	
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	WBQB (WQFN)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	108	86	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	40.8	82.6	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	51.1	54.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	3.8	9.5	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	50.6	54.9	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	32.5	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	750	CONDITIONS	V	-40°C	C to 85°C		-40°C	UNIT			
PARAMETER	TEST CONDITIONS		V <sub>CC</sub>	MIN	TYP	MAX	MIN	TYP	MAX	X	
		I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> - 0.1			V <sub>CC</sub> - 0.1				
		I <sub>OH</sub> = -2 mA	2.3 V	2			2				
\/	Q <sub>H</sub> '	I <sub>OH</sub> = -6 mA	3 V	2.48			2.45				
V <sub>OH</sub>	Q <sub>A</sub> –Q <sub>H</sub>	I <sub>OH</sub> = -8 mA		2.48			2.45			V	
	Q <sub>H</sub> '	I <sub>OH</sub> = -12 mA	4.5 V	3.8			3.7				
	Q <sub>A</sub> –Q <sub>H</sub>	I <sub>OH</sub> = -16 mA		3.8			3.7				
		I <sub>OL</sub> = 50 μA	2 V to 5.5 V			0.1			0.1		
		I <sub>OL</sub> = 2 mA	2.3 V			0.4			0.45		
\/	Q <sub>H</sub> '	I <sub>OL</sub> = 6 mA	3 V			0.44			0.5	V	
$V_{OL}$	Q <sub>A</sub> -Q <sub>H</sub>	I <sub>OL</sub> = 8 mA	3 V			0.44			0.5	V	
	Q <sub>H</sub> '	I <sub>OL</sub> = 12 mA	4.5 V			0.55			0.65		
	Q <sub>A</sub> -Q <sub>H</sub>	I <sub>OL</sub> = 16 mA	4.5 V			0.55			0.65		
I <sub>I</sub>	V <sub>I</sub> = 5.5 V or G	ND	0 to 5.5 V			±1			±1	μA	
l <sub>OZ</sub>	Q <sub>A</sub> – Q <sub>H</sub>	$V_O = V_{CC}$ or GND,	5.5 V			±5			±10	μA	
I <sub>cc</sub>	$V_I = V_{CC}$ or $GN$	ID, I <sub>O</sub> = 0	5.5 V			20			40	μΑ	
l <sub>off</sub>	$V_1 = V_{CC} \text{ or GND, } I_O = 0$ $V_1 \text{ or } V_O = 0 \text{ to } 5.5 \text{ V}$		0 V			5			10	μΑ	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GN	ID	3.3 V		3.5			3.5		pF	

# 6.6 Timing Requirements, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over operating free-air temperature range (unless otherwise noted)

			T <sub>A</sub> = 25°C		T <sub>A</sub> = -40°C TO 85°C		T <sub>A</sub> = -40°C TO 125°C		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
	Pulse duration	SRCLK high or low	7		7.5		8.5			
t <sub>w</sub>		RCLK high or low	7		7.5		8.5		ns	
		SRCLR low	6		6.5		7.5			
		SER before SRCLK↑	5.5		5.5		6.5			
	Satura timo	SRCLK↑ before RCLK↑ <sup>(1)</sup>	8		9		10		no	
t <sub>su</sub>	Setup time	SRCLR low before RCLK↑	8.5		9.5		10.5		ns	
		SRCLR high (inactive) before SRCLK↑	4		4		5			
t <sub>h</sub>	Hold time	SER after SRCLK↑	1.5		1.5		2.5		ns	

<sup>(1)</sup> This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

Submit Document Feedback



# 6.7 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over operating free-air temperature range (unless otherwise noted)

			T <sub>A</sub> = 2	:5°C	TO 85°C TO		T <sub>A</sub> = -40°C TO 125°C		UNIT
			MIN	MAX			MIN	MAX	
		SRCLK high or low	5.5		5.5		6.5		
t <sub>w</sub>	Pulse duration	RCLK high or low	5.5		5.5		6.5		ns
		SRCLR low	5		5		6		
		SER before SRCLK↑	3.5		3.5		4.5		
	Catua tima	SRCLK↑ before RCLK↑ <sup>(1)</sup>	8		8.5		9.5		
t <sub>su</sub>	Setup time	SRCLR low before RCLK↑	8		9		10		ns
		SRCLR high (inactive) before SRCLK↑	3		3		4		
t <sub>h</sub>	Hold time	SER after SRCLK↑	1.5		1.5		2.5		ns

<sup>(1)</sup> This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

# 6.8 Timing Requirements, $V_{CC} = 5 V \pm 0.5 V$

over operating free-air temperature range (unless otherwise noted)

			1 <sub>A</sub> = 25°C		T <sub>A</sub> = 25°C		T <sub>A</sub> = -40°C TO 125°C		UNIT	
					MIN	MAX	MIN	MAX		
		SRCLK high or low	5		5		6			
t <sub>w</sub>	Pulse duration	RCLK high or low	5		5		6		ns	
		SRCLR low	5.2		5.2		6.2			
		SER before SRCLK↑	3		3		4			
	Setup time	SRCLK↑ before RCLK↑ <sup>(1)</sup>	5		5		6		no	
t <sub>su</sub>	Setup time	SRCLR low before RCLK↑	5		5		6		ns	
		SRCLR high (inactive) before SRCLK↑	2.5		2.5		3.5			
t <sub>h</sub>	Hold time	SER after SRCLK↑	2		2		3		ns	

<sup>(1)</sup> This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.






Figure 6-1. Timing Diagram

# 6.9 Switching Characteristics, $V_{CC}$ = 2.5 V ± 0.2 V

over recommended operating free-air temperature range,  $C_L$  = 50 pF (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			T <sub>A</sub> = −40°C TO 85°C		T <sub>A</sub> = -40°C TO 125°C		UNIT
	(INPUT)	(001701)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			60	70		40		30		MHz
t <sub>PLH</sub>	RCLK	Q <sub>A</sub> -Q <sub>H</sub>		11.2	17.2	1	19.3	1	22.3	ns
t <sub>PHL</sub>	NOLK	Q <sub>A</sub> -Q <sub>H</sub>		11.2	17.2	1	19.3	1	22.3	ns
t <sub>PLH</sub>	SRCLK	0		13.1	22.5	1	25.5	1	28.5	ns
t <sub>PHL</sub>	SKULK	Q <sub>H</sub> '		13.1	22.5	1	25.5	1	28.5	ns
t <sub>PHL</sub>	SRCLR	Q <sub>H'</sub>		12.4	18.8	1	21.1	1	24.1	ns
t <sub>PZH</sub>	ŌĒ	0 -0		10.8	17	1	18.3	1	21.3	ns
t <sub>PZL</sub>	UE	$Q_A$ – $Q_H$		13.4	21	1	23	1	26	ns
t <sub>PHZ</sub>	ŌĒ	0 -0		12.2	18.3	1	19.5	1	22.5	ns
t <sub>PLZ</sub>	OE .	Q <sub>A</sub> -Q <sub>H</sub>		14	20.9	1	22.6	1	25.6	ns

Submit Document Feedback



# 6.10 Switching Characteristics, $V_{CC}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted)

PARAMETER	FROM (INPUT)			T <sub>A</sub> = 25°C			40°C 5°C	T <sub>A</sub> = -40°C TO 125°C		UNIT
	(INFOT)	(001701)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			55	105		50		40		MHz
t <sub>PLH</sub>	RCLK	0 -0		7.9	15.4	1	17	1	20	ns
t <sub>PHL</sub>	ROLK	$Q_A$ – $Q_H$		7.9	15.4	1	17	1	20	ns
t <sub>PLH</sub>	SRCLK	0		9.2	16.5	1	18.5	1	21.5	ns
t <sub>PHL</sub>	SKOLK	Q <sub>H</sub> '		9.2	16.5	1	18.5	1	21.5	ns
t <sub>PHL</sub>	SRCLR	Q <sub>H</sub> '		9	16.3	1	17.2	1	20.2	ns
t <sub>PZH</sub>	- OE	0 -0		7.8	15	1	17	1	20	ns
t <sub>PZL</sub>	OL	Q <sub>A</sub> -Q <sub>H</sub>		9.6	15	1	17	1	20	ns
t <sub>PHZ</sub>	OE	0 -0		8.1	15.7	1	16.2	1	19.2	ns
t <sub>PLZ</sub>	J OE	$Q_A - Q_H$		9.3	15.7	1	16.2	1	19.2	ns

# 6.11 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)				T <sub>A</sub> = -4		T <sub>A</sub> = -40°C TO 125°C		UNIT
	(INFOT)	(001701)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			95	140		85		75		MHz
$t_{PLH}$	RCLK	Q <sub>A</sub> -Q <sub>H</sub>		5.6	9.4	1	10.5	1	13.5	ns
t <sub>PHL</sub>	NOLK			5.6	9.4	1	10.5	1	13.5	ns
t <sub>PLH</sub>	SRCLK	0		6.4	10.2	1	11.4	1	14.4	ns
t <sub>PHL</sub>	SNOLK	Q <sub>H</sub> '		6.4	10.2	1	11.4	1	14.4	ns
t <sub>PHL</sub>	SRCLR	Q <sub>H</sub>		6.4	10	1	11.1	1	14.1	ns
t <sub>PZH</sub>	ŌĒ	0 -0		5.7	10.6	1	12	1	15	ns
t <sub>PZL</sub>	OL	$Q_A - Q_H$		6.8	10.6	1	12	1	15	ns
t <sub>PHZ</sub>	ŌĒ	0 -0		3.5	10.3	1	11	1	14	ns
t <sub>PLZ</sub>	) UE	$Q_A - Q_H$		3.4	10.3	1	11	1	14	ns

### **6.12 Noise Characteristics**

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}^{(1)}$ 

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.3		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.2		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		2.8		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

(1) Characteristics are for surface-mount packages only.

## **6.13 Operating Characteristics**


 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITION	TYP	UNIT	
C .	Power discipation canacitance	C <sub>1</sub> = 50 pF, f = 10 MHz	V <sub>CC</sub> = 3.3 V	111	nE
Opd	Power dissipation capacitance	OL - 30 pr , 1 - 10 WHZ	V <sub>CC</sub> = 5 V	114	pF



## 7 Parameter Measurement Information

#### 7.1



NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 3$  ns.  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 7-1. Load Circuit and Voltage Waveforms

Submit Document Feedback



## **8 Detailed Description**

### 8.1 Overview

The SN74LV595A-Q1 contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear  $(\overline{SRCLR})$  input, serial (SER) input, and a serial output for cascading. When the output-enable  $(\overline{OE})$  input is high, all outputs except  $Q_{H'}$  are in the high-impedance state.

Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## 8.2 Functional Block Diagram




Figure 8-1. Logic Diagram (Positive Logic)



### 8.3 Feature Description

### 8.3.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance mode, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a  $10-k\Omega$  resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

### 8.3.2 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

#### 8.3.3 Latching Logic

This device includes latching logic circuitry. Latching circuits commonly include D-type latches and D-type flip-flops, but include all logic circuits that act as volatile memory.

When the device is powered on, the state of each latch is unknown. There is no default state for each latch at start-up.

The output state of each latching logic circuit only remains stable as long as power is applied to the device within the supply voltage range specified in the *Recommended Operating Conditions* table.

## 8.3.4 Partial Power Down (Ioff)

This device includes circuitry to disable all outputs when the supply pin is held at 0 V. When disabled, the outputs will neither source nor sink current, regardless of the input voltages applied. The amount of leakage current at each output is defined by the I<sub>off</sub> specification in the *Electrical Characteristics* table.

Submit Document Feedback



#### 8.3.5 Wettable Flanks

This device includes wettable flanks for at least one package. See the *Features* section on the front page of the data sheet for which packages include this feature.




Figure 8-2. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering

Wettable flanks help improve side wetting after soldering, which makes QFN packages easier to inspect with automatic optical inspection (AOI). A wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet as shown in Figure 8-2. Please see the mechanical drawing for additional details.

### 8.3.6 Clamp Diode Structure

The inputs and outputs to this device have negative clamping diodes only as depicted in Figure 8-3.

### **CAUTION**

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 8-3. Electrical Placement of Clamping Diodes for Each Input and Output



# 8.4 Device Functional Modes

**Table 8-1. Function Table** 

		INPUTS(1)			FUNCTION
SER	SRCLK	SRCLR	RCLK	ŌĒ	FUNCTION
Х	х	х	х	Н	Outputs Q <sub>A</sub> -Q <sub>H</sub> are disabled. Q <sub>H'</sub> remains enabled.
Х	Х	Х	Х	L	Outputs Q <sub>A</sub> –Q <sub>H</sub> are enabled.
Х	Х	L	Х	Х	Shift register is cleared.
L	1	Н	х	х	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.
Н	1	Н	Х	х	First stage of the shift register goes high. Other stages store the data of previous stage, respectively.
Х	Х	Х	1	Х	Shift-register data is stored in the storage register.

(1) H = High Voltage Level, L = Low Voltage Level, X = Do not Care, Z = High Impedance

Submit Document Feedback



## 9 Application and Implementation


#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The SN74LV595A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are 5-V tolerant allowing for down translation to  $V_{CC}$ .

### 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

#### 9.2.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LV595A-Q1 plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LV595A-Q1 plus the maximum supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground



connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74LV595A-Q1 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74LV595A-Q1 can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and Cpd Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

#### **CAUTION**

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

### 9.2.2 Input Considerations

Input signals must cross  $V_{IL(max)}$  to be considered a logic LOW, and  $V_{IH(min)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LV595A-Q1 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k $\Omega$  resistor value is often used due to these factors.

The SN74LV595A-Q1 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the Feature Description section for additional information regarding the inputs for this device.

#### 9.2.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

Submit Document Feedback



## 9.2.4 Detailed Design Procedure

- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the
  device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the Layout
  section.
- 2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; it will, however, ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74LV595A-Q1 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)}) \Omega$ . This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in M $\Omega$ ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation.

### 9.2.5 Application Curve




Figure 9-1. Simplified Functional Diagram Showing Clock Operation



## 10 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1  $\mu$ F capacitor is recommended. If there are multiple  $V_{CC}$  terminals then 0.01  $\mu$ F or 0.022  $\mu$ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1  $\mu$ F and 1.0  $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

### 11 Layout

### 11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 11-1 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

### 11.2 Layout Example




Figure 11-1. Layout Example for the SN74LV595A-Q1

Submit Document Feedback



# 12 Device and Documentation Support

## 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

www.ti.com 3-Aug-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PCLV595AQWBQBRQ1	ACTIVE	WQFN	BQB	16	3000	TBD	Call TI	Call TI	-40 to 125		Samples
SN74LV595AIPWRG4Q1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV595AI	Samples
SN74LV595AIPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	LV595AI	Samples
SN74LV595AQPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV595AQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

# PACKAGE OPTION ADDENDUM

www.ti.com 3-Aug-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LV595A-Q1:

■ Catalog : SN74LV595A

● Enhanced Product: SN74LV595A-EP


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV595AIPWRG4Q1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV595AIPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV595AQPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 9-Aug-2022



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV595AIPWRG4Q1	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV595AIPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV595AQPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0



SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated