











SN74LVC827A

SCAS306K - MARCH 1993-REVISED DECEMBER 2014

# SN74LVC827A 10-Bit Buffer/Driver With 3-State Outputs

#### **Features**

- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 6.7 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)  $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)  $> 2 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model
  - 200-V Machine Model
  - 1000-V Charged-Device Model

# 2 Applications

- LED Displays
- **Network Switches**
- Telecom Infrastructure
- Servers
- **Motor Drivers**
- I/O Expanders

# **Description/Ordering Information**


The SN74LVC827A device is a 10-bit buffer/bus driver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	TVSOP (24)	5.00 mm × 4.40 mm
SN74LVC827A	SOIC (24)	15.40 mm × 7.50 mm
	SSOP (24)	8.20 mm × 5.30 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# Simplified Schematic





#### **Table of Contents**

1	Features 1	9	Detailed Description	9
2	Applications 1		9.1 Overview	9
3	Description/Ordering Information 1		9.2 Functional Block Diagram	9
4	Simplified Schematic1		9.3 Feature Description	9
5	Revision History		9.4 Device Functional Modes	9
6	Pin Configuration and Functions	10	Application and Implementation	10
7	_		10.1 Application Information	10
′	Specifications4		10.2 Typical Application	10
	7.1 Absolute Maximum Ratings	11	Power Supply Recommendations	
	7.2 ESD Ratings	12	Layout	
	7.3 Recommended Operating Conditions	12		
	7.4 Thermal Information5		.,	
	7.5 Electrical Characteristics6		12.2 Layout Example	
	7.6 Switching Characteristics, –40°C to 85°C 6	13	Device and Documentation Support	12
	7.7 Switching Characteristics, –40°C to 125°C 6		13.1 Trademarks	12
	7.8 Operating Characteristics		13.2 Electrostatic Discharge Caution	12
	7.9 Typical Characteristics		13.3 Glossary	12
8	Parameter Measurement Information	14	Mechanical, Packaging, and Orderable	
_			Information	12

# 5 Revision History

# Changes from Revision J (February 2005) to Revision K

Page

Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.
 Deleted Ordering Information table.
 Changed I<sub>off</sub> bullet in Features.
 Changed MAX operating temperature to 125°C in the Recommended Operating Conditions table.
 Added -40°C to 125°C temperature range to Electrical Characteristics table.
 Changed t<sub>sk(o)</sub> in Switching Characteristics, -40°C to 85°C table.


Added Switching Characteristics, -40°C to 125°C table. .....6

Submit Documentation Feedback



# 6 Pin Configuration and Functions

# DB, DGV, DW, OR PW PACKAGE (TOP VIEW)



# **Pin Functions**

Р	IN	TVDE	DESCRIPTION	
NO.	NAME	TYPE	DESCRIPTION	
1	OE1	1	Output Enable 1	
2	A1	I	A1 Input	
3	A2	I	A2 Input	
4	А3	I	A3 Input	
5	A4	1	A4 Input	
6	A5	I	A5 Input	
7	A6	I	A6 Input	
8	A7	I	A7 Input	
9	A8	1	A8 Input	
10	A9	1	A9 Input	
11	A10	I	A10 Input	
12	GND		Ground Pin	
13	OE2	I	Output Enable 2	
14	Y10	0	Y10 Output	
15	Y9	0	Y9 Output	
16	Y8	0	Y8 Output	
17	Y7	0	Y7 Output	
18	Y6	0	Y6 Output	
19	Y5	0	Y5 Output	
20	Y4	0	Y4 Output	
21	Y3	0	Y3 Output	
22	Y2	0	Y2 Output	
23	Y1	0	Y1 Output	
24	V <sub>CC</sub>	_	Power Pin	



# 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range, applied to any output in the high-impe	edance or power-off state (2)	-0.5	6.5	V
Vo	Voltage range, applied to any output in the high or lo	w state (2)(3)	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	1000	V
		Machine Model (MM)	200	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the *Recommended Operating Conditions* table.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
\ /	Complementaria	Operating	1.65	3.6	V	
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>			
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
V <sub>I</sub>	Input voltage		0	5.5	V	
V-	Output voltage	High or low state	0	V <sub>CC</sub>	V	
v <sub>O</sub>	V <sub>O</sub> Output voltage	3-state	0	5.5	V	
		$V_{CC} = 1.65 \text{ V}$		-4		
	High level output ourrent	$V_{CC} = 2.3 \text{ V}$		-8	mA	
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12	ША	
		$V_{CC} = 3 V$		-24		
		$V_{CC} = 1.65 \text{ V}$		4		
	OL Low-level output current	$V_{CC} = 2.3 \text{ V}$		8	mA	
'OL		$V_{CC} = 2.7 \text{ V}$	12		MA	
		$V_{CC} = 3 V$		24		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C	

<sup>(1)</sup> All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

# 7.4 Thermal Information

			SN74LVC827A						
	THERMAL METRIC <sup>(1)</sup>	DB	DGV	DW	PW	UNIT			
			24 F	PINS					
$R_{\theta JA}$	Junction-to-ambient thermal resistance	75.5	89.4	65.1	88.9				
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	36.9	22.1	33.3	20.7				
$R_{\theta JB}$	Junction-to-board thermal resistance	33.1	42.8	34.7	43.4	0000			
ΨЈТ	Junction-to-top characterization parameter	7.6	0.5	9.4	0.5	°C/W			
ΨЈВ	Junction-to-board characterization parameter	32.7	42.4	34.3	42.9				
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	_	_	_	_				

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST SOMBITIONS	.,	-40°C to 85°	C	-40°C	to 125°C			
PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN TYP(1)	MAX	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
	I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2		V <sub>CC</sub> - 0.2				
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2		1.2				
V <sub>OH</sub>	$I_{OH} = -8 \text{ mA}$	2.3 V	1.7		1.7			V	
	1. 12 m /	2.7 V	2.2		2.2				
	$I_{OH} = -12 \text{ mA}$	3 V	2.4		2.4				
	$I_{OH} = -24 \text{ mA}$	3 V	2.2		2.2				
	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V		0.2			0.2		
	I <sub>OL</sub> = 4 mA	1.65 V		0.45			0.45	V	
$V_{OL}$	I <sub>OL</sub> = 8 mA	2.3 V		0.7			0.7		
	I <sub>OL</sub> = 12 mA	2.7 V		0.4			0.4		
	I <sub>OL</sub> = 24 mA	3 V		0.55			0.60		
I <sub>I</sub>	V <sub>I</sub> = 0 to 5.5 V	3.6 V		±5			±5	μA	
I <sub>off</sub>	$V_I$ or $V_O = 5.5 \text{ V}$	0		±10			±10	μA	
l <sub>oz</sub>	V <sub>O</sub> = 0 to 5.5 V	3.6 V		±10			±10	μΑ	
	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V		10			10		
I <sub>CC</sub>	$3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}^{(2)}$ $I_0 = 0$	3.0 V					10	μΑ	
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V		500			500	μΑ	
Control inputs	V V ~ CND	227	5						
C <sub>i</sub> Data inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	4					pF	
Co	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V	7					pF	

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. (2) This applies in the disabled state only.

# 7.6 Switching Characteristics, -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	-		1.8 V 5 V	V <sub>CC</sub> = 2 ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 3 ± 0.3	3.3 V 3 V	UNIT
	(INPOT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	Α	Υ		5.5		5.7		7.1	1	6.7	ns
t <sub>en</sub>	ŌĒ	Υ		9.6		8.9		8.5	1	7.3	ns
t <sub>dis</sub>	ŌĒ	Υ		8.4		7.9		7.3	1.8	6.7	ns
t <sub>sk(o)</sub>				1		1		1		1	ns

# 7.7 Switching Characteristics, -40°C to 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1 ± 0.1		V <sub>CC</sub> = 2 ± 0.2		V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 3 ± 0.3	3.3 V 3 V	UNIT
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	Α	Υ		5.8		6.2		8.3	1	7.9	ns
t <sub>en</sub>	<u>OE</u>	Υ		9.9		9.8		9.7	1	8.5	ns
t <sub>dis</sub>	<u>OE</u>	Υ		8.6		8.55		8.5	1.8	7.9	ns
t <sub>sk(o)</sub>				1		1		1		1.5	ns





# 7.8 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
_	Power dissipation capacitance	Outputs enabled	f = 10 MHz	20	22	24	pF
C <sub>pd</sub>	per buffer/driver	Outputs disabled	I = IO WINZ	3	4	5	þΓ

# 7.9 Typical Characteristics






Submit Documentation Feedback




### 8 Parameter Measurement Information



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	$V_{LOAD}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

1	I O	Λ.	n	0	ID	ш	IT
		и	u	L	ıĸ	ш	

· ·	INF	PUTS	.,			_	.,	
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>	$V_{\!\Delta}$	
1.8 V ± 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V	
2.5 V ± 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	30 pF	<b>500</b> Ω	0.15 V	
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V	
3.3 V ± 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V	



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz, Z<sub>O</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit And Voltage Waveforms

Submit Documentation Feedback

Copyright © 1993–2014, Texas Instruments Incorporated



# 9 Detailed Description

#### 9.1 Overview

This 10-bit buffer/bus driver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation.

The SN74LVC827A provides a high-performance bus interface for wide data paths or buses carrying parity.


The 3-state control gate is a 2-input AND gate with active-low inputs so that, if either output-enable ( $\overline{\text{OE1}}$  or  $\overline{\text{OE2}}$ ) input is high, all ten outputs are in the high-impedance state. The SN74LVC827A provides true data at its outputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### 9.2 Functional Block Diagram



#### 9.3 Feature Description

- · Wide operating voltage range
  - Operates from 1.65 V to 3.6 V
- · Allows down voltage translation
  - Inputs accept voltages to 5.5 V
- I<sub>off</sub> feature
  - Allows voltages on the inputs and outputs when V<sub>CC</sub> is 0 V

#### 9.4 Device Functional Modes

**Table 1. Function Table** 

	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	Н
Н	X	Χ	Z
Χ	Н	Χ	Z



# 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

The SN74LVC827A is a high-drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be retained. It can produce 24 mA of drive current at 3.3 V, thus making this device ideal for driving multiple outputs and for high-speed applications up to 150 MHz. The inputs are 5.5-V tolerant, allowing the device to translate down to  $V_{\rm CC}$ .

### 10.2 Typical Application




Figure 4. Typical Application Schematic

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.

# 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the Recommended Operating Conditions table.
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in the Recommended Operating Conditions table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .
- 2. Recommend Output Conditions:
  - Load currents should not exceed 50 mA per output and 100 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.


Submit Documentation Feedback

Copyright © 1993–2014, Texas Instruments Incorporated



# **Typical Application (continued)**

#### 10.2.3 Application Curves



# 11 Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in the *Recommended Operating Conditions* table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended and if there are multiple  $V_{CC}$  pins then 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

Copyright © 1993–2014, Texas Instruments Incorporated



# 12 Layout

## 12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Recommended Operating Conditions are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V<sub>CC</sub>, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver.

#### 12.2 Layout Example




Figure 6. Layout Diagram

# 13 Device and Documentation Support

#### 13.1 Trademarks

All trademarks are the property of their respective owners.

### 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 13-Jul-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC827ADBR	ACTIVE	SSOP	DB	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC827A	Samples
SN74LVC827ADBRG4	ACTIVE	SSOP	DB	24	2000	TBD	Call TI	Call TI	-40 to 125		Samples
SN74LVC827ADGVR	ACTIVE	TVSOP	DGV	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC827A	Samples
SN74LVC827ADGVRG4	ACTIVE	TVSOP	DGV	24	2000	TBD	Call TI	Call TI	-40 to 125		Samples
SN74LVC827ADW	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC827A	Samples
SN74LVC827ADWG4	ACTIVE	SOIC	DW	24	25	TBD	Call TI	Call TI	-40 to 125		Samples
SN74LVC827ADWR	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC827A	Samples
SN74LVC827APW	ACTIVE	TSSOP	PW	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC827A	Samples
SN74LVC827APWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC827A	Samples
SN74LVC827APWT	ACTIVE	TSSOP	PW	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC827A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 13-Jul-2022

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC827ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVC827ADGVR	TVSOP	DGV	24	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC827ADWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74LVC827APWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
SN74LVC827APWT	TSSOP	PW	24	250	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1



www.ti.com 9-Aug-2022




#### \*All dimensions are nominal

7 til dillionorono di o momina							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC827ADBR	SSOP	DB	24	2000	356.0	356.0	35.0
SN74LVC827ADGVR	TVSOP	DGV	24	2000	356.0	356.0	35.0
SN74LVC827ADWR	SOIC	DW	24	2000	350.0	350.0	43.0
SN74LVC827APWR	TSSOP	PW	24	2000	356.0	356.0	35.0
SN74LVC827APWT	TSSOP	PW	24	250	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

## **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LVC827ADW	DW	SOIC	24	25	506.98	12.7	4826	6.6
SN74LVC827APW	PW	TSSOP	24	60	530	10.2	3600	3.5

# DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 DW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# DB (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated