

# TWO-CHANNEL AUTOMOTIVE DIGITAL AMPLIFIER

Check for Samples: TAS5412-Q1

### **FEATURES**

- TAS5412-Q1 Single-Ended Input
- 2-Channel Digital Power Amplifier
- 2 Analog Inputs, 2 BTL Power Outputs
- Typical Output Power per Channel at 10%
  - 28 Watts/Ch, Into 4  $\Omega$  at 14.4 VDC
  - 46 Watts/Ch, Into 2 Ω at 14.4 VDC
  - 79 Watts/Ch, Into 4 Ω at 24 VDC
  - 150 Watts Into 2 Ω at 24 VDC PBTL
  - 90 Watts Into 1 Ω at 14.4 VDC PBTL
- THD+N < 0.02%, 1 kHz, 1 W Into 4 Ω</li>
- Patented Pop- and Click-Reduction Technology
- Patented AM Interference Avoidance
- Patented Cycle-by-Cycle Current Limit
- 75-dB PSRR
- Four-Address I<sup>2</sup>C Serial Interface for Device Configuration and Control
- Channel Gains: 12 dB, 20 dB, 26 dB, 32 dB
- Load Diagnostic Functions:
  - Output Open and Shorted Load
  - Output-to-Power and -to-Ground Shorts
  - Patented Tweeter Detection
- Protection and Monitoring Functions:
  - Short-Circuit Protection
  - 50-V Load-Dump Protection
  - Fortuitous Open-Ground and -Power Tolerant
  - Patented Output DC Level Detection While Music Is Playing
  - Overtemperature Protection
  - Over- and Undervoltage Protection
  - Clip Detection

- TAS5412-Q1 64-Pin QFP (PHD) PowerPAD™ Surface-Mount Package
- Pin Compatible With 4-Channel Devices
- Designed for Automotive EMC Requirements
- Will Be Qualified According to AEC-Q100
- ISO9000:2002 TS16949 Certified
- –40 to 105°C Ambient Temperature Range

### **APPLICATIONS**

- · Radio Head Units
- External Amplifiers

### DESCRIPTION

The device is a two-channel digital audio amplifier designed for use in automotive head units and external amplifiers. It provides two channels at 28 W into 4  $\Omega$  at 10% THD+N from 14.4 V or 46 W into 2  $\Omega$ at 10% THD+N. The digital PWM topology provides dramatic improvements in efficiency over traditional linear amplifier solutions. This reduces the power dissipated by the amplifier by a factor of ten under typical music playback conditions. The device incorporates a patented PWM design that provides excellent power-supply rejection in the harsh electrical environment common in automotive applications. Applications attain high efficiency without the need for complicated power supply schemes. The design allows synchronization of multiple devices.

The device incorporates all the functionality needed to perform in the demanding OEM applications area, including load diagnostic functions for detecting and diagnosing misconnected outputs.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PowerPAD is a trademark of Texas Instruments. Ceramique is a trademark of Arctic Silver Inc. Arctic Silver is a registered trademark of Arctic Silver Inc.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


## TAS5412-Q1 FUNCTIONAL BLOCK DIAGRAM



### PIN ASSIGNMENTS AND FUNCTIONS

The pin assignments are as follows:





P007

**Table 1. TERMINAL FUNCTIONS** 

TER	MINAL	TYPE	DESCRIPTION
NAME	NO.	TYPE	DESCRIPTION
A_BYP	11	PBY	Bypass pin for the AVDD analog regulator
CLIP_OTW	6	DO	Reports clip detect, tweeter detection, and overtemperature warning with open-drain output
CM_CAP1	13	Al	Common mode capacitor
CM_CAP2	20	AI	Common mode capacitor
СР	41	СР	Top of main storage capacitor for charge pump
CPC_BOT	40	СР	Bottom of flying capacitor for charge pump
CPC_TOP	42	СР	Top of flying capacitor for charge pump
D_BYP	5	PBY	Bypass pin for DVDD regulator output
FAULT	1	DO	Global fault output (open-drain): UV, OV, OTSD, OCSD, dc

Copyright © 2013, Texas Instruments Incorporated



## **Table 1. TERMINAL FUNCTIONS (continued)**

TERI	MINAL		
NAME	NO.	TYPE	DESCRIPTION
GND	3, 7-9, 12,14, 16, 17, 21–26, 30–32, 35, 38, 39, 43, 49–51, 55–60	GND	Ground
I2C_ADDR	62	Al	I <sup>2</sup> C address bit
IN1_P	15	Al	Non-inverting analog input for channel 1
IN2_P	19	Al	Non-inverting analog input for channel 2
IN_M	18	ARTN	Signal return for both analog channel inputs
MUTE	MUTE 2 DI		Gain-ramp control
NU	33, 34, 47, 48	NC	No connect, do not connect to ground
OSC_SYNC	61	DI, DO	Oscillator input from master or output to slave amplifiers
OUT1_M	45	PO	- polarity output for bridge 1
OUT1_P	44	PO	+ polarity output for bridge 1
OUT2_M	37	PO	- polarity output for bridge 2
OUT2_P	36	PO	+ polarity output for bridge 2
PVDD	27–29, 52–54	PWR	PVDD supply
REXT	10	Al	Precision resistor pin to set analog reference
SCL	64	DI	I <sup>2</sup> C clock input from system I <sup>2</sup> C master
SDA	63	DI, DO	I <sup>2</sup> C data I/O for communication with system I <sup>2</sup> C master
STANDBY	4	DI	Active-low STANDBY pin. Standby (low), power up (high)

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)

			VALUE	UNIT
PVDD	DC supply voltage range	Relative to GND	-0.3 to 30	V
PVDD <sub>MAX</sub>	Pulsed supply-voltage range	t ≤ 400 ms exposure	-1 to 50	V
PVDD <sub>RAMP</sub>	Supply-voltage ramp rate		15	V/ms
I <sub>PVDD</sub>	Externally imposed dc supply current per PVDD or GND pin		±12	Α
I <sub>PVDD_MAX</sub>	Pulsed supply current per PVDD pin (one shot)	t < 100 ms	17	Α
Io	Maximum allowed dc current per output pin		±13.5	Α
I <sub>O_MAX</sub> (1)	Pulsed output current per output pin (single pulse)	t < 100 ms	±17	Α
I <sub>IN_MAX</sub>	Maximum current, all digital and analog input pins (2)	DC or pulsed	±1	mA
I <sub>MUTE_MAX</sub>	Maximum current on MUTE pin	DC or pulsed	±20	mA
I <sub>IN_ODMAX</sub>	Maximum sinking current for open-drain pins		7	mA
V <sub>LOGIC</sub>	Input voltage range for logic pin relative to GND (SCL and SDA pins)		-0.3 to 6	V
V <sub>I2C_ADDR</sub>	Input voltage range for I2C_ADDR pin relative to GND		-0.3 to 6	V
V <sub>STANDBY</sub>	Input voltage range for STANDBY pin		-0.3 to 5.5	V
V <sub>OSC_SYNC</sub>	Input voltage range for OSC_SYNC pin relative to GND		-0.3 to 3.6	V
V <sub>AIN_AC_MAX_5412</sub>	Maximum ac-coupled input voltage (2), analog input pins		1.9	Vrms
V <sub>GND</sub>	Maximum voltage between GND pins		±0.3	V
TJ	Maximum operating junction temperature range		-55 to 150	°C
T <sub>stg</sub>	Storage temperature range		-55 to 150	°C

Pulsed-current ratings are maximum survivable currents externally applied to the TAS5412-Q1. Reverse-battery, fortuitous open-ground, and fortuitous open-supply fault conditions may result in high currents.
 See *Application Information* section for information on analog input voltage and ac coupling.

Product Folder Links: TAS5412-Q1

www.ti.com

# THERMAL CHARACTERISTICS

	PARAMETER	VALUE (Typical)	UNIT	
$R_{\theta JC}$	Junction-to-case (heat slug) thermal resistance	1.7	°C/W	
	Exposed pad dimensions	8 × 8	mm	

# **ELECTROSTATIC DISCHARGE (ESD)**

PARAMETER	PINS	VALUE (Typical)	UNIT
Human-body model (HBM) AEC-Q100-002	ALL	3000	
	Corner pins excluding SCL	750	
Charged-device model (CDM) AEC-Q100-011	All pins (including SCL) except CP and CP_TOP	600	V
7.20 Q100 011	CP and CP_TOP pins	400	
Machine model (MM) AEC-Q100- 003	All	100	



# RECOMMENDED OPERATING CONDITIONS (1)

			MIN	NOM	MAX	UNIT
PVDD <sub>OP</sub>	DC supply voltage range relative to GND		6	14.4	24	V
PVDD <sub>I2C</sub>	DC supply voltage range for I <sup>2</sup> C reporting		5	14.4	26.5	V
V <sub>AIN_5412</sub> (2)	Analog audio input signal level	AC-coupled input voltage	0		0.25-1 (3)	Vrms
T <sub>A</sub>	Ambient temperature		-40		105	°C
T <sub>J</sub>	Junction temperature	An adequate heat sink is required to keep T <sub>J</sub> within specified range.	-40		115	°C
R <sub>L</sub>	Nominal speaker load impedance		2	4		Ω
V <sub>PU</sub>	Pullup voltage supply (for open-drain logic outputs)		3	3.3 or 5	5.5	V
R <sub>PU_EXT</sub>	External pullup resistor on open-drain logic outputs	Resistor connected between open- drain logic output and V <sub>PU</sub> supply	10	47	100	kΩ
R <sub>PU_I2C</sub>	I <sup>2</sup> C pullup resistance on SDA and SCL pins		1	4.7	10	kΩ
R <sub>I2C_ADD</sub>	Total resistance of voltage divider for I <sup>2</sup> C address slave 1 or slave 2, connected between D_BYP and GND pins		10		100	kΩ
R <sub>REXT</sub>	External resistance on REXT pin	1% tolerance required	19.8	20	20.2	kΩ
C <sub>D_BYP</sub> , C <sub>A_BYP</sub>	External capacitance on D_BYP and A_BYP pins		10		120	nF
C <sub>OUT</sub>	External capacitnace to GND on OUT_X pins			150	680	nF
C <sub>IN</sub>	External capacitance to analog input pin in series with input signal			1		μF
C <sub>FLY</sub>	Flying capacitor on charge pump		0.47	1	1.5	μF
C <sub>P</sub>	Charge-pump capacitor	50 V needed for load dump	0.47	1	1.5	μF
C <sub>MUTE</sub>	Capacitance on MUTE pin		100	330		nF
C <sub>OSCSYNC_MAX</sub>	Allowed loading capacitance on OSC_SYNC pin			75		pF

<sup>(1)</sup> The Recommended Operating Conditionstable specifies only that the device is functional in the given range. See the Electrical Characteristicstable for specified performance limits.

Signal input for full unclipped output with gains of 32 dB, 26 dB, 20 dB, and 12 dB

<sup>(3)</sup> Maximum recommended input voltage is determined by the gain setting.



# **ELECTRICAL CHARACTERISTICS**

Test conditions (unless otherwise noted):  $T_{Case} = 25^{\circ}C$ , PVDD = 14.4 V,  $R_{L} = 4 \Omega$ ,  $f_{S} = 417$  kHz,  $P_{out} = 1$  W/ch, Rext = 20 k $\Omega$ , AFS17 filter, master-mode operation (see application diagram)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATING CU	RRENT					
$I_{PVDD\_IDLE}$	PVDD idle current	Both channels in MUTE mode		125	175	mA
$I_{PVDD\_Hi-Z}$	F VDD Idle current	Both channels in Hi-Z mode		60		IIIA
I <sub>PVDD_STBY</sub>	PVDD standby current	STANDBY mode, T <sub>J</sub> = 85°C		2	12	μΑ
OUTPUT POWER	र					
		4 $\Omega$ , PVDD = 14.4 V, THD+N = 1%, 1 kHz, T $_{c}$ = 75°C		23		
		4 $\Omega$ , PVDD = 14.4 V, THD+N = 10%, 1 kHz, T $_{c}$ = 75°C	25	28		
		4 $\Omega$ , PVDD = 24 V, THD+N = 1%, 1 kHz, T $_{c}$ = 75°C		62		
		4 $\Omega$ , PVDD = 24 V, THD+N = 10%, 1 kHz, T $_{c}$ = 75°C	63	79		
P <sub>OUT</sub>	Output power per channel	2 $\Omega$ , PVDD = 14.4 V, THD+N = 1%, 1 kHz, T $_{c}$ = 75°C		38		W
		$2 \Omega$ , PVDD = 14.4 V, THD+N = 10%, 1 kHz, T $_{c}$ = 75°C	40	50		
		PBTL 2-Ω operation, PVDD = 24 V, THD+N = 10%, 1 kHz, T $_{c}$ = 75°C		150		
		PBTL 1-Ω operation, PVDD = 14.4 V, THD+N = 10%, 1 kHz, T $_{c}$ = 75°C		90		
EFF <sub>P</sub>	Power efficiency	2 channels operating, 23-W output power per ch, L = 10 $\mu H,  T_{\rm J} = 85^{\circ} C$		90		%
AUDIO PERFOR	MANCE					
V <sub>NOISE</sub>	Noise voltage at output	G = 26 dB, zero input, and A-weighting		60	100	μV
Crosstalk	Channel crosstalk	1 W, G = 26 dB, 1 kHz	60	75		dB
PSRR	Power-supply rejection ratio	G = 26 dB, PVDD = 14.4 Vdc + 1 Vrms, f = 1 kHz	60	75		dB
THD+N	Total harmonic distortion + noise	$P = 1 \text{ W}, G = 26 \text{ dB}, f = 1 \text{ kHz}, 0^{\circ}\text{C} = \text{T}_{\text{J}} = 75^{\circ}\text{C}$		0.02%	0.1%	<u> </u>
			336	357	378	
$f_S$	Switching frequency	Switching frequency selectable for AM interference avoidance				kHz
R <sub>AIN</sub>	Analog input resistance	Internal shunt resistance on each input pin	470 63	500 82	530 106	kΩ
V <sub>IN_CM</sub>	Common-mode input voltage	AC-coupled common-mode input voltage (zero differential input)		1.3		Vrms
V <sub>CM_INT</sub>	Internal common-mode input bias voltage	Internal bias applied to IN_M pin		3.37		V
OW_HVI	·		11	12	13	
		Source impedance = $0 \Omega$ , gain measurement taken at 1	19	20	21	
G	Voltage gain (V <sub>O</sub> / V <sub>IN</sub> )	W of power per channel		26	27	dB
			31	32	33	-
G <sub>CH</sub>	Channel-to-channel variation	Any gain commanded	-1	0	1	dB
PWM OUTPUT S	TAGE					
r <sub>DSon</sub>	FET drain-to-source resistance	Not including bond-wire resistance, T = 25°C		75	95	mΩ
V <sub>O_OFFSET</sub>	Output offset voltage	Zero input signal, dc offset reduction enabled, and G = 26 dB		±10	±50	mV
PVDD OVERVOL	TAGE (OV) PROTECTION					
V <sub>OV</sub>	PVDD overvoltage shutdown		24.6	26.4	28.2	V
	DLTAGE (UV) PROTECTION	-	I .			
V <sub>UV_SET</sub>	PVDD undervoltage shutdown		5	5.3	5.6	V
V <sub>UV_CLEAR</sub>	Recovery voltage for PVDD UV		6.2	6.6	7.2	V
AVDD	-	-	1			
V <sub>A_BYP</sub>	A_BYP pin voltage			6.5		V
V <sub>A BYP UV SET</sub>	A_BYP UV voltage			3.5		V
V <sub>A_BYP_UV_CLEAR</sub>	Recovery voltage A_BYP UV			4.3		V
DVDD						
V <sub>D BYP</sub>	D_BYP pin voltage			3.3		V
POWER-ON RES		I.	l .			

Submit Documentation Feedback



# **ELECTRICAL CHARACTERISTICS (continued)**

Test conditions (unless otherwise noted):  $T_{Case}$ = 25°C, PVDD = 14.4 V,  $R_L$ = 4  $\Omega$ ,  $f_S$  = 417 kHz,  $P_{out}$ = 1 W/ch, Rext = 20 k $\Omega$ , AES17 filter, master-mode operation (see application diagram)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>POR</sub>	Maximum PVDD voltage for POR; I <sup>2</sup> C active above this voltage				4	V
V <sub>POR_HY</sub>	PVDD recovery hysteresis voltage for POR			0.1		V
REXT			1			
V <sub>REXT</sub>	Rext pin voltage			1.27		V
CHARGE PUMP	(CP)					
V <sub>CPUV_SET</sub>	CP undervoltage			4.8		V
V <sub>CPUV CLEAR</sub>	Recovery voltage for CP UV			4.9		V
	TURE (OT) PROTECTION					
T <sub>OTW1 CLEAR</sub>			96	112	128	
T <sub>OTW1_SET</sub> / T <sub>OTW2_CLEAR</sub>			106	122	138	
T <sub>OTW2_SET</sub> / T <sub>OTW3 CLEAR</sub>	Junction temperature for overtemperature warning		116	132	148	
T <sub>OTW3_SET</sub> / T <sub>OTSD_CLEAR</sub>			126	142	158	°C
T <sub>OTSD</sub>	Junction temperature for overtemperature shutdown		136	152	168	
T <sub>FB</sub>	Junction temperature for overtemperature foldback	Per channel	130	150	170	
CURRENT LIMIT	TING PROTECTION					
	Current limit (lood ourrent)	Level 1	5.5	7.3	9	٨
I <sub>LIM</sub>	Current limit (load current)	Level 2 (default)	10.6	12.7	15	Α
OVERCURRENT	(OC) SHUTDOWN PROTECTION					
I	Maximum current (peak output current)	Level 1, any short to supply, ground, or other channels	7.8	9.8	12.2	Α
I <sub>MAX</sub>	Maximum current (peak output current)	Level 2 (default)	11.9	14.8	17.7	^
TWEETER DETE	ECT					
I <sub>TH_TW</sub>	Load-current threshold for tweeter detect		330	445	560	mA
I <sub>LIM_TW</sub>	Load-current limit for tweeter detect			2.1		Α
STANDBY MOD	E					
$V_{IH\_STBY}$	STANDBY input voltage for logic-level high		2			V
$V_{IL\_STBY}$	STANDBY input voltage for logic-level low				0.7	V
I <sub>STBY_PIN</sub>	STANDBY pin current			0.1	0.2	μΑ
MUTE MODE	-					
G <sub>MUTE</sub>	Output attenuation	MUTE pin ≤ 0.5 Vdc for 200 ms, or I <sup>2</sup> C mute enabled		100		dB
DC DETECT						
$V_{TH\_DC\_TOL}$	DC-detect threshold tolerance			25%		
t <sub>DCD</sub>	DC-detect step-response time for two channels				5.3	S
CLIP REPORT						
V <sub>OH_CLIP_OTW</sub>	CLIP_OTW pin output voltage for logic level high (open-drain logic output)	5	2.4			V
V <sub>OL_CLIP_OTW</sub>	CLIP_OTW pin output voltage for logic-level low (open-drain logic output)	External 47-kΩ pullup resistor to 3 V–5.5 V			0.5	V
T <sub>DELAY_CLIPDET</sub>	Signal delay when output clipping detected				20	μs
MODE PINS (DI	AG, SOFT_MUTE, I <sup>2</sup> C MODE)					
V <sub>OH</sub>	Mode pin output voltage for logic-level high (open-drain logic output)		2		5.5	V
V <sub>OL</sub>	Mode pin output voltage for logic-level low (open-drain logic output)		0		0.7	V



# **ELECTRICAL CHARACTERISTICS (continued)**

Test conditions (unless otherwise noted):  $T_{Case} = 25^{\circ}C$ , PVDD = 14.4 V,  $R_{L} = 4 \Omega$ ,  $f_{S} = 417$  kHz,  $P_{out} = 1$  W/ch, Rext = 20 k $\Omega$ , AES17 filter, master-mode operation (see application diagram)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH_FAULT</sub> FAULT pin output voltage for logic-level high (open-drain logic output)  V <sub>OL_FAULT</sub> pin output voltage for logic-level low (open-drain logic output)		External 47-k $\Omega$ pullup resistor to 3 V–5.5 V				V
		External 47-x2 pullup resistor to 3 v=3.5 v			0.5	V
OPEN/SHORT D	IAGNOSTICS					
R <sub>S2P</sub> , R <sub>S2G</sub>	Maximum resistance to detect a short from OUT pins to PVDD or ground				200	Ω
R <sub>OPEN_LOAD</sub>	Minimum load resistance to detect open circuit	Including speaker wires	300	800	1300	Ω
R <sub>SHORTED_LOAD</sub>	Maximum load resistance to detect short circuit	Including speaker wires	0.5	1.0	1.5	Ω
CHIP SELECT						
t <sub>LATCH_CS</sub>	Time delay to latch I <sup>2</sup> C address after POR			300		μs
	Voltage on CS pin for address 0	Connect to GND	0%	0%	15%	
	Voltage on CS pin for address 1	External resistors in series between D_BYP and GND as	25%	35%	45%	.,
V <sub>CS</sub>	Voltage on CS pin for address 2	a voltage divider		65%	75%	V <sub>D_BYI</sub>
	Voltage on CS pin for address 3	Connect to D_BYP	85%	100%	100%	
I <sup>2</sup> C						
t <sub>HOLD_I2C</sub>	Power-on hold time before I <sup>2</sup> C communication	STANDBY high		1		ms
f <sub>SCL</sub>	SCL clock frequency				400	kHz
V <sub>IH_SCL</sub>	SCL pin input voltage for logic-level high	D 510 "	2.1		5.5	V
V <sub>IL_SCL</sub>	SCL pin input voltage for logic-level low	R <sub>PU_I2C</sub> = 5-kΩ pullup, supply voltage = 3.3 V or 5 V			1.1	٧
V <sub>OH_SDA</sub>	SDA pin output voltage for logic-level high	$I^2$ C read, $R_{I2C}$ = 5-kΩ pullup, supply voltage = 3.3 V or 5 V	2.4			V
V <sub>OL_SDA</sub>	SDA pin output voltage for logic-level low	I <sup>2</sup> C read, 3-mA sink current			0.4	V
$V_{IH\_SDA}$	SDA pin input voltage for logic-level high	$I^2$ C write, $R_{I2C}$ = 5-kΩ pullup, supply voltage = 3.3 V or 5 V	2.1		5.5	٧
$V_{IL\_SDA}$	SDA pin input voltage for logic-level low	$I^2$ C write, $R_{I2C}$ = 5-kΩ pullup, supply voltage = 3.3 V or 5 V	-0.5		1.1	٧
Ci	Capacitance for SCL and SDA pins				10	pF
OSCILLATOR						
V <sub>OH_OSCSYNC</sub>	OSC_SYNC pin output voltage for logic- level high	CS pin agt to MASTED mode	2.4		3.6	V
V <sub>OL_OSCSYNC</sub>	OSC_SYNC pin output voltage for logic- level low	CS pin set to MASTER mode			0.5	٧
V <sub>IH_OSCSYNC</sub>	OSC_SYNC pin input voltage for logic-level high	CS pin set to SLAVE mode	2		3.6	V
V <sub>IL_OSCSYNC</sub>	OSC_SYNC pin input voltage for logic-level low	CO PILI SEL LO SLAVE ITIDUE			0.8	<b>V</b>
		CS pin set to MASTER mode, f <sub>S</sub> = 500 kHz	3.76	4	4.24	
f <sub>OSC_SYNC</sub>	OSC_SYNC pin clock frequency	CS pin set to MASTER mode, f <sub>S</sub> = 417 kHz	3.13	3.33	3.63	MHz
		CS pin set to MASTER mode, f <sub>S</sub> = 357 kHz	2.68	2.85	3	



## TIMING REQUIREMENTS FOR I2C INTERFACE SIGNALS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>r</sub>	Rise time for both SDA and SCL signals			300	ns
t <sub>f</sub>	Fall time for both SDA and SCL signals			300	ns
t <sub>w(H)</sub>	SCL pulse duration, high	0.6			μs
t <sub>w(L)</sub>	SCL pulse duration, low	1.3			μs
t <sub>su2</sub>	Setup time for START condition	0.6			μs
t <sub>h2</sub>	START condition hold time after which first clock pulse is generated	0.6			μs
t <sub>su1</sub>	Data setup time	100			ns
t <sub>h1</sub>	Data hold time	0 (1)			ns
t <sub>su3</sub>	Setup time for STOP condition	0.6			μs
C <sub>B</sub>	Load capacitance for each bus line			400	pF

(1) A device must internally provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the falling edge of SCL.




Figure 1. SCL and SDA Timing




Figure 2. Timing for Start and Stop Conditions



### TYPICAL CHARACTERISTICS




Figure 3. Figure 4.




Figure 5. Figure 6.



# **TYPICAL CHARACTERISTICS (continued)**





Figure 7. Figure 8.





### **DESCRIPTION OF OPERATION**

### **OVERVIEW**

The device is a two-channel analog-input audio amplifier for use in the automotive environment. The design uses an ultra-efficient class-D technology developed by Texas Instruments. This technology allows for reduced power consumption, reduced heat, and reduced peak currents in the electrical system. The device realizes an audio sound system design with smaller size and lower weight than traditional class-AB solutions.

The device has the following major blocks:

- Preamplifier
- PWM
- · Gate drive
- Power FETs
- Diagnostics
- Protection
- Power supply
- I<sup>2</sup>C serial communication bus

## **Preamplifier**

The preamplifier is a high-input-impedance, low-noise, low-offset-voltage input stage with adjustable gain. The high input impedance allows the use of low-cost input capacitors while still achieving extended low-frequency response. A dedicated, internally regulated supply powers the preamplifier, giving excellent noise immunity and channel separation. Also included in the preamplifier are:

- 1. **Mute Pop-and-Click Control**—Application of a mute at the crest or trough of an audio input signal reshapes and amplifies the signal as a step. Listeners perceive such a step as a loud click. The TAS5412-Q1 avoids clicks by ramping the gain gradually on reception of a mute or play command. The start or stopping of switching in a class-D amplifier can cause another form of click and pop. The TAS5412-Q1 incorporates a patented method to reduce the pop energy during the switching start-up and shutdown sequences. Fault conditions require rapid protection response by the TAS5412-Q1, which does not have time to ramp the gain down in a pop-free manner. The device transitions into Hi-Z mode when an OV, UV, OC, OT, or dc fault is encountered. Also, activation of the STANDBY pin may not be pop-free.
- 2. **Gain Control**—The four gain settings are set in the preamplifier via I<sup>2</sup>C control registers. Setting of the gain outside of the global feedback resistors of the TAS5412-Q1 thus allows for stability in the system at all gain settings with properly loaded conditions.

### **Pulse-Width Modulator (PWM)**

The PWM converts the analog signal from the preamplifier into a switched signal of varying duty cycle. This is the critical stage that defines the class-D architecture. In the TAS5412-Q1, the modulator is an advanced design with high bandwidth, low noise, low distortion, excellent stability, and full 0–100% modulation capability. The patented PWM uses clipping recovery circuitry to eliminate the deep saturation characteristic of PWMs when the input signal exceeds the modulator waveform.

#### **Gate Drive**

The gate driver accepts the low-voltage PWM signal and level-shifts it to drive a high-current, full-bridge, power FET stage.

### **Power FETs**

The BTL output for each channel comprises four rugged N-channel FETs, each of which is low  $r_{DSon}$  for high efficiency and maximum power transfer to the load. These FETs handle large voltage transients during load dump.



### **Load Diagnostics**

The device incorporates load-diagnostic circuitry designed to help pinpoint the nature of output misconnections during installation. The diagnostics include functions for detecting and determining the status of output connections. The following diagnostics are supported:

- Short to GND
- Short to PVDD
- · Short across load
- Open load
- Tweeter detection

Reporting the presence of any of the <u>short or open</u> conditions to the system is via I<sup>2</sup>C register read. One can read the tweeter detect status from the CLIP OTW pin when properly configured.

1. **Output Short and Open Diagnostics**—The device contains circuitry designed to detect shorts and open conditions on the outputs. One can only invoke the load diagnostic function when the output is in the Hi-Z mode. There are four phases of test during load diagnostics and two levels of test. In the full level, all channels must be in the Hi-Z state. The diagnostic tests all four phases on each channel, and both channels at the same time. When fewer than two channels are in Hi-Z, the reduced level of test is the only available option. In the reduced level, the only available tests are short to PVDD and short to GND. Load diagnostics can occur at power up before the amplifier is moved out of Hi-Z mode. If the amplifier is already in play mode, it must *Mute* and then *Hi-Z* to allow performing the load diagnostic. By performing the mute function, the normal pop- and click-free transitions occur before the diagnostics begin. The device performs the diagnostics as shown in Figure 10. Figure 11 shows the impedance ranges for the open-load and shorted-load diagnostics. Reading of the diagnostic results is from the diagnostic register for each channel via I<sup>2</sup>C.




Figure 10. Load Diagnostics Sequence of Events






Figure 11. Open- and Shorted-Load Detection

2. Tweeter Detection—Tweeter detection is an alternate operating mode used to determine the proper connection of a frequency-dependent load (such as a speaker with a crossover). Invocation of tweeter detection is via I<sup>2</sup>C, and both channels should be tested individually. Tweeter detection uses the average cycle-by-cycle current-limit circuit (see the CBC section) to measure the current delivered to the load. The proper implementation of this diagnostic function depends on the amplitude of a user-supplied test signal and on the impedance-versus-frequency curve of the acoustic load. The system (external to the device) must generate a signal to which the load responds. The user must calibrate the frequency and amplitude of this signal to result in a current draw that is greater than the tweeter detection threshold when the load under test is present, and less than the detection threshold if the load is not properly connected. The current level for the tweeter detection threshold, as well as the maximum current that can safely be delivered to a load when in tweeter-detection mode, is in the Electrical Characteristics section of the datasheet. The tweeter-detection results are available on the CLIP\_OTW pin during the application of the test signal. During tweeter-detection activation (when the tested load is present), pulses on the CLIP\_OTW pin begin to toggle. The pulses on the CLIP\_OTW pin report low whenever the current exceeds the detection threshold, and the pin remains low until the current no longer exceeds the threshold. The minimum low-pulse period that one can expect is equal to one period of the switching frequency. Having an input signal that increases the duration of detector activation (for example, increasing the amplitude of the input signal) increases the amount of time for which pin reports

NOTE: Because tweeter detection is an alternate operating mode, it is necessary to place the channels to be tested in Play mode (via register 0x0C) after activation of tweeter detection in order to commence the detection process. Additionally, the appropriate settings must be in register 0x0A, enabling the CLIP\_OTW to report the results of tweeter detection.

### **Protection and Monitoring**

- 1. Cycle-By-Cycle Current Limit (CBC)—The CBC current-limiting circuit terminates each PWM pulse to limit the output-current flow when current exceeds the average current-limit (I<sub>LIM</sub>) threshold. The overall effect on the audio in the case of a current overload is quite similar to a voltage-clipping event, where the device temporarily limits power at the peaks of the musical signal and normal operation continues without disruption on removal of the overload. The TAS5412-Q1 does not prematurely shut down in this condition. Both channels continue in play mode and pass signal.
- 2. Overcurrent Shutdown (OCSD)—Under severe short-circuit events, such as a short to PVDD or ground, the device uses a peak-current detector, and the affected channel shuts down in 200 µs to 390 µs if the conditions are severe enough. The shutdown speed depends on a number of factors, such as the impedance of the short circuit, supply voltage, and switching frequency. Only the shorted channels shut down in such a



scenario. The user may restart the affected channel via I<sup>2</sup>C. An OCSD event activates the fault pin, with the I<sup>2</sup>C fault register recording the affected channels. If the supply or ground short is strong enough to exceed the peak current threshold but not severe enough to trigger the OCSD, the peak current limiter prevents excess current from damaging the output FETs, and operation returns to normal after the short is removed.

- 3. **DC Detect**—This circuit detects a dc offset continuously during normal operation at the output of the amplifier. If the dc offset reaches the level defined in the I<sup>2</sup>C registers for the specified time period, the circuit triggers. By default, a dc detection event does not shut the output down. One can enable or disable the shutdown function via I<sup>2</sup>C. If enabled, the triggered channel shuts down, but the others remain playing, and the device asserts the FAULT pin. The I<sup>2</sup>C registers define the dc level.
- 4. Clip Detect—The clip-detect circuit alerts the user to the presence of a 100% duty-cycle PWM due to a clipped waveform. When this occurs, the device passes to the CLIP\_OTW pin a signal that remains asserted until the 100% duty-cycle PWM signal is no longer present. Through I²C, one can change the CLIP\_OTW signal to clip-only, OTW-only, or both. A fourth mode, used only during diagnostics, is the option to report detected tweeter-detection events on these pins (see the *Tweeter Detection* section). The microcontroller in the system can monitor the signal at the CLIP\_OTW pin. The microcontroller configuration may be such as to reduce the volume on the channel in an active clipping-prevention circuit.
- 5. Overtemperature Warning (OTW), Overtemperature Shutdown (OTSD), and Thermal Foldback—The device asserts the CLIP\_OTW pin when the die temperature reaches 125°C. The OTW has three temperature thresholds with a 10°C hysteresis. Indication of the thresholds is in I²C register 0x04 bits 5, 6, and 7. The device still functions until the temperature reaches the OTSD threshold, 155°C, at which time it places the outputs into Hi-Z mode and asserts the FAULT pin. I²C is still active in the event of an OTSD, which allows reading the registers for faults, but all audio ceases abruptly. The OTSD resets at 145°C, to allow the turning the TAS5412-Q1 back on through I²C. The OTW indication persists until the temperature drops below 115°C. All temperatures are nominal values. The thermal foldback decreases the channel gain.
- 6. **Undervoltage (UV) and Power-On Reset (POR)**—The undervoltage (UV) protection detects low voltages on PVDD, AVDD, and CP. In the event of an undervoltage, the device asserts the FAULT pin and updates the I<sup>2</sup>C register for the voltage which caused the event. Power-on-reset (POR) occurs when PVDD drops low enough. A POR event causes the I<sup>2</sup>C to go into a high-impedance state. After the device recovers from the POR event, re-initialization of the device via I<sup>2</sup>C is necessary.
- 7. Overvoltage (OV) and Load Dump—The OV protection detects high voltages on PVDD. If PVDD reaches the overvoltage threshold, the device asserts the FAULT pin and updates the I<sup>2</sup>C register. If the voltage increases beyond the load dump threshold of 29 Vdc, the device shuts down and must undergo a restart once the voltage returns to a safe value. After the device recovers from a load-dump event, the device requires re-initialization via I<sup>2</sup>C. The TAS5412-Q1 can withstand 50-V load-dump voltage spikes. Load Diagnostics shows the regions of operating voltage and the profile of the load-dump event.

## **Power Supply**

A car battery that can have a large voltage swing most commonly provides the power for the device. PVDD is a filtered battery voltage, and is the supply for the output FETS and the low-side FET gate driver. A charge pump (CP) supply provides power to the high-side FET gate driver. The charge pump supplies the gate-drive voltages. AVDD, which comes from an internal linear regulator, powers the analog circuitry. This supply requires a 0.1-µF, 10-V external bypass capacitor at the A\_BYP pin. TI recommends attaching no external components except the bypass capacitor to this pin. DVDD, which comes from an internal linear regulator, powers the digital circuitry. The D\_BYP pin requires a 0.1-µF, 10-V external bypass capacitor. TI recommends that no external components except the bypass capacitor be attached to this pin.

The device can withstand fortuitous open-ground and -power conditions. Fortuitous open-ground usually occurs when a speaker wire is shorted to ground, allowing for a second ground path through the body diode in the output FETs. The uniqueness of the diagnostic capabilities allows debugging of the speakers and speaker wires, eliminating the need to remove the amplifier to diagnose the problem.

### I<sup>2</sup>C Serial Communication Bus

The device communicates with the system processor via the I<sup>2</sup>C serial communication bus. It is an I<sup>2</sup>C slave-only device. The processor can poll the device via I<sup>2</sup>C to determine the operating status. Reporting of all fault conditions and detections is via I<sup>2</sup>C. The setting of numerous features and operating conditions is also via I<sup>2</sup>C.

The I<sup>2</sup>C bus allows control of the following configurations:

Control the gain each channel independently. The gain settings are 12 dB, 20 dB, 26 dB, and 32 dB.

www.ti.com

- Select AM non-interference switching frequency
- Configure the CLIP\_OTW pin
- Enable or disable the dc-detect function with selectable threshold
- Place channel in Hi-Z (switching stopped) mode (mute)
- Select tweeter detect, set detect threshold, and initiate function
- Initiate open- and shorted-load diagnostic
- Reset faults and return to normal switching operation from Hi-Z mode (unmute)

In addition to the standard SDA and SCL pins for the I<sup>2</sup>C bus, the device includes a single pin that allows up to four devices to work together in a system with no additional hardware required for communication or synchronization. The I2C\_ADDR pin sets the device in master or slave mode and selects the I<sup>2</sup>C address for that device. Tie I2C\_ADDR to DGND for master, to 1.2 Vdc for slave 1, to 2.4 Vdc for slave 2, and to D\_BYP for slave 3. The OSC\_SYNC pin synchronizes the internal clock oscillators and thereby avoids beat frequencies. Optional application of an external oscillator to this pin allows external control of the switching frequency.

Table 2. I2C ADDR Pin Connection

DESCRIPTION	I2C_ADDR PIN CONNECTION	I <sup>2</sup> C ADDRESS
Device 0 - OSC_SYNC clock master	To SGND pin	0xD8/D9
Device 1 - OSC_SYNC clock slave 1	35% DVDD (resistive voltage divider between D_BYP pin and SGND pin) (1)	0xDA/DB
Device 2 - OSC_SYNC clock slave 2	65% DVDD (resistive voltage divider between D_BYP pin and SGND pin) (1)	0xDC/DD
Device 3 - OSC_SYNC clock slave 3	To D_BYP pin	0xDE/DF

<sup>(1)</sup> R<sub>CS</sub>with 5% or better tolerance is recommended.

### I<sup>2</sup>C Bus Protocol

The device has a bidirectional serial control interface that is compatible with the Inter IC (I<sup>2</sup>C) bus protocol and supports 400-kbps data transfer rates for random and sequential write and read operations. This is a slave-only device that does not support a multimaster bus environment or wait-state insertion. Use the control interface to program the registers of the device and to read device status.

The I<sup>2</sup>C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system. Data transfer on the bus is serial, one bit at a time. The address and data transfers are in byte (8-bit) format with the most-significant bit (MSB) transferred first. In addition, the receiving device acknowledges each byte transferred on the bus with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data terminal (SDA) while the clock is HIGH to indicate start and stop conditions. A HIGHto-LOW transition on SDA indicates a start, and a LOW-to-HIGH transition indicates a stop. Normal data bit transitions must occur within the low time of the clock period. Figure 12 shows these conditions. The master generates the 7-bit slave address and the read/write bit to open communication with another device and then wait for an acknowledge condition. The device holds SDA LOW during the acknowledge-clock period to indicate an acknowledgement. When this occurs, the master transmits the next byte of the sequence. Addressing of each device is by a unique 7-bit slave address plus read/write bit (1 byte). All compatible devices share the same signals via a bidirectional bus using a wired-AND connection. There must be an external pullup resistor for the SDA and SCL signals to set the HIGH level for the bus. There is no limit on the number of bytes comprising a transmission between start and stop conditions. When the last word transfers, the master generates a stop condition to release the bus.






Figure 12. Typical I<sup>2</sup>C Sequence

Use the CS pin (pin 62) to program the device for one of four addresses. These four addresses are licensed  $I^2C$  addresses and do not conflict with other licensed  $I^2C$  audio devices. To communicate with the device, the  $I^2C$  master uses addresses shown in Table 2. Read and write data transmissions can use single-byte or multiple-byte data transfers.

#### Random Write

As shown in Figure 13, a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read/write bit. The read/write bit determines the direction of the data transfer. For a write data transfer, the read/write bit is a 0. After receiving the correct I<sup>2</sup>C device address and the read/write bit, the device responds with an acknowledge bit. Next, the master transmits the address byte or bytes corresponding to the internal memory address being accessed. After receiving the address byte, the device again responds with an acknowledge bit. Next, the master device transmits the data byte to be written to the memory address being accessed. After receiving the data byte, the device again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.




Figure 13. Random Write Transfer

### **Sequential Write**

A sequential data-write transfer is identical to a single-byte data-write transfer except that the master transmits multiple data bytes to the device as shown in Figure 14. After receiving each data byte, the device responds with an acknowledge bit, and the I<sup>2</sup>C subaddress automatically increments by one.




Figure 14. Sequential Write Transfer

rigure 14. Ocqueritiai Write Transie



A sequential data-write transfer is identical to a single-byte data-write transfer except that the master transmits multiple data bytes to the device as shown in Figure 14. After receiving each data byte, the device responds with an acknowledge bit, and the I<sup>2</sup>C subaddress automatically increments by one.

#### Random Read

As shown in Figure 15, a single-byte data-read transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read/write bit. The data-read transfer actually performs a write followed by a read. Initially, a write transfers the address byte or bytes of the internal memory address to be read. As a result, the read/write bit is a 0. After receiving the address and the read/write bit, the device responds with an acknowledge bit. In addition, after sending the internal memory address byte or bytes, the master device transmits another start condition followed by the device address and the read/write bit again. This time the read/write bit is a 1, indicating a read transfer. After receiving the address and the read/write bit, the device again responds with an acknowledge bit. Next, the device transmits the data byte from the memory address being read. After receiving the data byte, the master transmits a not-acknowledge followed by a stop condition to complete the single-byte data-read transfer.




Figure 15. Random Read Transfer

## **Sequential Read**

A sequential data-read transfer is identical to a single-byte data-read transfer except that the device transmits multiple data bytes to the master as shown in Figure 16. Except for the last data byte, the master responds with an acknowledge bit after receiving each data byte and automatically increments the I<sup>2</sup>C subaddress by one. **Note:** The fault registers do not have sequential read capabilities.




Figure 16. Sequential Read Transfer

Submit Documentation Feedback
Product Folder Links: TAS5412-Q1



A sequential data-write transfer is identical to a single-byte data-write transfer except that the master transmits multiple data bytes to the device as shown in Figure 14. After receiving each data byte, the device responds with an acknowledge bit, and the  $I^2C$  subaddress automatically increments by one.

Table 3. TAS5412-Q1 I<sup>2</sup>C Addresses

DESCRIPTION		FIXED ADDRESS					SELECTABLE WITH ADDRESS PIN		READ/WRITE BIT	I <sup>2</sup> C ADDRESS
		MSB	6	5	4	3	2	1	LSB	ADDRESS
0 - OSC MASTER	I <sup>2</sup> C WRITE	1	1	0	1	1	0	0	0	0xD8
	I <sup>2</sup> C READ	1	1	0	1	1	0	0	1	0xD9
1 – OSC SLAVE1	I <sup>2</sup> C WRITE	1	1	0	1	1	0	1	0	0xDA
	I <sup>2</sup> C READ	1	1	0	1	1	0	1	1	0xDB
2 – OSC SLAVE2	I <sup>2</sup> C WRITE	1	1	0	1	1	1	0	0	0xDC
	I <sup>2</sup> C READ	1	1	0	1	1	1	0	1	0xDD
3 – OSC SLAVE3	I <sup>2</sup> C WRITE	1	1	0	1	1	1	1	0	0xDE
	I <sup>2</sup> C READ	1	1	0	1	1	1	1	1	0xDF

# Table 4. I<sup>2</sup>C Address Register Definitions

ADDRESS	TYPE	REGISTER DESCRIPTION
0x00	Read	Latched fault register 1, global and channel fault
0x01	Read	Latched fault register 2, dc offset and overcurrent detect
0x02	Read	Latched diagnostic register 1, load diagnostics, channel 1
0x03	Read	Latched diagnostic register 2, load diagnostics, channel 2
0x04	Read	External status register 1, temperature and voltage detect
0x05	Read	External status register 2, Hi-Z and low-low state
0x06	Read	External status register 3, mute and play modes
0x07	Read	External status register 4, load diagnostics
0x08	Read, Write	External control register 1, channel gain select
0x09	Read, Write	Not used
0x0A	Read, Write	External control register 2, switching frequency and clip pin select
0x0B	Read, Write	External control register 3, load diagnostic, master mode select
0x0C	Read, Write	External control register 4, output state control
0x0D	Read, Write	External control register 5, output state control
0x0E	Read, Write	Not used
0x0F	Read, Write	Not used
0x10	Read, Write	External control register 6, dc detect threshold selection
0x13	Read	External status register 5, overtemperature shutdown and thermal foldback

## Table 5. Fault Register 1 (0x00) Protection

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	0	0	0	0	0	No protection-created faults, default value
_	_	-	_	_	-	-	1	Overtemperature warning has occurred
_	_	-	_	_	-	1	-	DC offset has occurred in any channel
_	_	-	_	_	1	-	-	Overcurrent shutdown has occurred in any channel
_	_	-	_	1	-	-	-	Overtemperature shutdown has occurred
_	_	-	1	_	-	-	-	Charge-pump undervoltage has occurred
_	_	1	_	_	-	-	-	AVDD, analog voltage, undervoltage has occurred
_	1	-	-	-	_	-	-	PVDD undervoltage has occurred
1	_	_	-	_	_	_	-	PVDD overvoltage has occurred



## Table 6. Fault Register 2 (0x01) Protection

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	0	0	0	0	0	No protection-created faults, default value
_	_	1	-	_	_	1	-	Ovecurrent shutdown channel 1 has occurred
_	_	1	-	_	1	_	-	Overcurrent shutdown channel 2 has occurred
_	_	1	-	_	_	_	-	DC offset channel 1 has occurred
_	1	-	-	_	_	_	-	DC offset channel 2 has occurred
Х	_	_	Х	Х	_	_	Χ	Reserved

## Table 7. Diagnostic Register 1 (0x02) Load Diagnostics

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	0	0	0	0	0	No load-diagnostic-created faults, default value
_	_	_	1	_	_	_	_	Output short to ground channel 1 has occurred
_	_	1	-	_	-	_	-	Output short to PVDD channel 1 has occurred
_	1	-	-	_	-	_	-	Shorted load channel 1 has occurred
1	_	-	-	_	-	_	-	Open load channel 1 has occurred
_	_	1	-	Х	Х	Х	Х	Reserved

# Table 8. Diagnostic Register 2(0x03) Load Diagnostics

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	0	0	0	0	0	No load-diagnostic-created faults, default value
_	_	-	-	-	_	-	1	Output short to ground channel 2 has occurred
_	_	-	-	-	_	1	-	Output short to PVDD channel 2 has occurred
_	_	-	-	-	1	-	-	Shorted load channel 2 has occurred
_	_	-	-	1	_	-	-	Open load channel 2 has occurred
Х	Х	Χ	Χ	_	_	_	_	Reserved

## Table 9. External Status Register 1 (0x04) Fault Detection

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	0	0	0	0	0	No protection-created faults are present, default value
_	_	_	_	_	_	_	1	PVDD overvoltage fault is present
_	_	-	-	_	_	1	-	PVDD undervoltage fault is present
_	_	-	-	_	1	-	-	AVDD, analog voltage fault is present
_	_	-	-	1	_	-	-	Charge-pump voltage fault is present
_	_	-	1	-	-	-	-	Overtemperature shutdown is present
_	_	1	1	_	_	-	-	Overtemperature warning
_	1	1	-	_	_	-	-	Overtemperature warning level 1
1	0	1	-	_	_	-	-	Overtemperature warning level 2
1	1	1	_	_	_	-	_	Overtemperature warning level 3

# Table 10. External Status Register 2 (0x05) Output State of Individual Channels

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	0	0	1	1	0	Output is in Hi-Z mode, not in low-low mode <sup>(1)</sup> , default value
-	_	-	1	-	-	0	-	Channel 1 Hi-Z mode (0 = not Hi-Z, 1 = Hi-Z)
-	_	-	1	-	0	-	-	Channel 2 Hi-Z mode (0 = not Hi-Z, 1 = Hi-Z)
_	_	1	-	-	_	-	-	Channel 1 low-low mode (0 = not low-low, 1 = low-low) (1)
_	1	-	-	-	_	-	-	Channel 2 low-low mode (0 = not low-low, 1 = low-low) (1)
Х	_	-	Χ	Х	_	_	Х	Reserved

(1) Low-low is defined as both outputs actively pulled to ground.



# Table 11. External Status Register 3 (0x06) Play and Mute Modes

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	0	0	0	0	0	Mute mode is disabled, play mode disabled, default value, (Hi-Z mode)
_	_	1	-	_	_	1	-	Channel 1 is in play mode.
_	_	1	-	_	1	_	-	Channel 2 is in play mode.
_	_	1	-	_	_	_	-	Channel 1 is in mute mode.
_	1	-	-	_	_	-	_	Channel 2 is in mute mode.
Х	_	-	Х	Х	_	_	Х	Reserved

## Table 12. External Status Register 4 (0x07) Load Diagnostics

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	0	0	0	0	0	No channels are set in load diagnostics mode, default value
_	_	1	-	_	-	1	_	Channel 1 is in load diagnostics mode.
_	_	-	_	_	1	_	_	Channel 2 is in load diagnostics mode.
_	_	1	-	_	_	_	_	Channel 1 is in overtemperature foldback.
_	1	_	-	_	_	_	_	Channel 2 is in overtemperature foldback.
Х	_	1	Χ	Х	_	-	Х	Reserved

# Table 13. External Control Register 1 (0x08) Gain Select

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
1	0	1	0	1	0	1	0	Set gain for both channels to 26 dB, default value
_	_	_	1	0	0	_	-	Set channel 1 gain to 12 dB
_	_	_	1	0	1	_	-	Set channel 1 gain to 20 dB
_	_	_	-	1	1	_	-	Set channel 1 gain to 32 dB
_	_	0	0	_	-	_	-	Set channel 2 gain to 12 dB
_	_	0	1	_	_	_	_	Set channel 2 gain to 20 dB
_	_	1	1	_	_	-	-	Set channel 2 gain to 32 dB
Х	Χ	_	_	_	_	Х	Х	Reserved

# Table 14. External Control Register 2 (0x0A) Switching Frequency Select and Clip\_OTW Configuration

					9	_ (	, -	
D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	0	1	1	0	1	Set f $_{\rm S}$ = 417 kHz, configure clip and OTW detection, 45° phase, disable hard stop
_	ı	-	_	_	_	0	0	Set f <sub>S</sub> = 500 kHz
_	ı	-	_	_	_	1	0	Set f <sub>S</sub> = 357 kHz
_	1	-	_	_	_	1	1	Invalid frequency selection (do not set)
_	1	-	_	0	0	-	-	Configure CLIP_OTW pin for tweeter detect only
_	-	-	_	0	1	-	-	Configure CLIP_OTW pin for clip detect only
_	-	_	-	1	0	-	-	Configure CLIP_OTW pin for overtemperature warning only
_	-	_	1	_	_	-	-	Enable hard-stop mode
_	1	1	_	_	_	-	-	Set f <sub>S</sub> to a 180° phase difference between adjacent channels
_	1	_	-	_	_	-	-	Send sync pulse from OSC_SYNC pin (device must be in master mode).
1	-	-	-	-	-	-	_	Report thermal foldback to the CLIP_OTW pin.

# Table 15. External Control Register 3 (0x0B) Load Diagnostics and Master-or-Slave Control

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	1	0	1	0	0	0	0	Disable load diagnostics, enable dc-detect SD, master mode
_	_	ı	_	_	_	1	-	Enable channel 1, load diagnostics
_	_	-	_	_	1	_	_	Enable channel 2, load diagnostics



## Table 15. External Control Register 3 (0x0B) Load Diagnostics and Master-or-Slave Control (continued)

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION		
-	_	-	-	Х	_	-	Χ	Reserved		
-	_	-	0	_	_	-	<ul> <li>– Disable dc detect shutdown on all channels</li> </ul>			
_	_	1	-	_	_	-	Enable tweeter detect made			
_	0	-	-	_	_	-	-	Enable slave mode (provide external oscillator)		
1	_	-	_	_	_	_	_	Send clock, OSC_SYNC pin has clock output (valid only in master mode)		

# Table 16. External Control Register 4 (0x0C) Output Control

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION		
0	0	0	1	1	1	1	1	All channels, Hi-Z, mute, reset disabled		
_	_	-	-	-	-	0	-	Set channel 1 to mute mode, non-Hi-Z		
_	_	-	-	-	0	_	-	Set channel 2 to mute mode, non-Hi-Z		
_	X	Χ	-	Χ	-	_	Х	Reserved		
_	_	-	0	-	-	_	-	Set non-Hi-Z channels to play mode, (unmute)		
1	_	-	-	_	_	-	_	Reset device		

# Table 17. External Control Register 5 (0x0D) Output Control

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION	
0	0	0	0	0	0	0	0	Low-low state disabled, both channels	
_	_	-	_	_	_	1 – Set channel 1 to low-low state			
_	_	-	-	-	1	-	Cet sheered 0 to low other		
Х	Х	Х	Х	Х	_	_	Х	Reserved	

# Table 18. External Control Register 6 (0x10) DC Detect Threshold Selection

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION			
0	0	0	0	0	0	0	1	Default dc detect value (1.6 V)			
_	_	1	1	_	_	0	0	Minimum dc detect value (0.8 V)			
_	_	-	-	_	_	1	0	Maximum dc detect value (2.4 V) Note: a value of 11 is invalid			
_	_	-	-	_	1	-	-	Enable enhanced-crosstalk mode			
_	_	-	-	1	_	_	_	Add a 20-ms delay between load diagnostic phases			
_	_	-	1	_	_	_	_	4x longer short-to-power (S2P) and short-to-ground (S2G) phases			
1	_	-	-	_	-	-	_	Slower common mode (CM) ramp-down from mute mode			
_	Х	Х	_	_	_	_	_	Reserved			

## Table 19. External Status Register 5 (0x13) Overtemperature and Thermal Foldback Status

D7	D6	D5	D4	D3	D2	D1	D0	FUNCTION
0	0	0	0	0	0	0	0	Default overtemperature foldback status, no channel is in foldback
-	_	-	-	_	_	1	-	Channel 1 in thermal foldback
_	_	-	-	_	1	-	Channel 2 in thermal foldback	
_	_	1	-	_	_	-	_	Channel 1 in overtemperature shutdown
_	1	1	1	_	_	_	-	Channel 2 in overtemperature shutdown
Х	-	-	Χ	Х	_	_	Х	Reserved



### **Hardware Control Pins**

The device has several hardware pins for real-time control and indication of device status.

**FAULT** pin: This active-low, open-drain output pin indicates the presence of a fault condition that requires the device to go automatically into the Hi-Z mode or standby mode. When asserting this pin high, the device is protecting itself and the system from potential damage. One can read the exact nature of the fault via I<sup>2</sup>C, with the exception of faults that are the result of PVDD voltage excursions below POR. In this case, the device goes into standby mode and the I<sup>2</sup>C bus is no longer operational. However, the fault indication remains, due to the fact that the FAULT pin is open-drain and active-high.

**CLIP\_OTW pin:** The function of this active-low pin, configured by the user, indicates one of the following conditions: overtemperature warning, the detection of clipping, or the logical OR of both of these conditions. Selection of the configuration is via I<sup>2</sup>C. During tweeter-detect diagnostics, detection of a tweeter also results in assertion of this pin.

**MUTE** pin: This active-low pin is for hardware control of the mute-and-unmute function for all four channels. Capacitor CMUTE controls the time constant for the gain ramp needed to produce a pop- and click-free mute function. For pop- and click-free operation, implement the mute function through I<sup>2</sup>C commands. The use of a hard mute with an external transistor does not ensure pop- and click-free operation; TI does not recommend such use unless there is a requirement for an emergency hard mute function in case of a loss of I<sup>2</sup>C control. Do not share the CMUTE capacitor between more than one device.

**STANDBY pin:** Asserting this active-low pin puts the device into a complete shutdown, limiting the current draw to 2 μA, typical. Assertion typically occurs when the car ignition is in the off position. Another use of the pin is to shut down the device rapidly on violation of certain operating conditions. Pin assertion causes the loss of all I<sup>2</sup>C register content and causes the I<sup>2</sup>C bus to go into the high-impedance state.

#### **EMI Considerations**

Automotive-level EMI performance depends on both careful integrated-circuit design and good system-level design. Controlling sources of electromagnetic interference (EMI) is a major consideration in all aspects of the TAS5412-Q1 design.

The TAS5412-Q1 has minimal parasitic inductances due to the short leads on the PHD package. This dramatically reduces the EMI that results from current passing from the die to the system PCB. Each channel of the TAS5412-Q1 also operates at a different phase. The phase between channels is I<sup>2</sup>C selectable to either 45° or 180°, to reduce EMI caused by high-current switching. The TAS5412-Q1 incorporates patent-pending circuitry that optimizes output transitions that cause EMI.

#### **AM Radio EMI Reduction**

To reduce interference in the AM radio band, the TAS5412-Q1 has the ability to change the switching frequency via  $I^2C$  commands. Table 20 lists the recommended frequencies. The fundamental frequency and its second harmonic straddle the AM radio band listed. This eliminates the tones that can be present due to the switching frequency being demodulated by the AM radio. To function properly, AM avoidance requires the use of a  $20-k\Omega$ , 1% tolerance Rext resistor.

Table 20. Recommended Switching Frequencies for AM Mode Operation

U	S	EUROF	PEAN
AM FREQUENCY (kHz)	SWITCHING FREQUENCY (kHz)	AM FREQUENCY (kHz)	SWITCHING FREQUENCY (kHz)
		522-540	417
540–917	500	540–914	500
917–1125	417	914–1122	417
1125–1375	500	1122–1373	500
1375–1547	417	1373–1548	417
1547–1700	357	1548–1701	357



## **Operating States**

the following tables depict the operating regions, or states, of the TAS5412-Q1.

### **Table 21. Operating States and Supplies**

STATE NAME	OUTPUT FETS	CHARGE PUMP	OSCILLATOR	I <sup>2</sup> C	AVDD and DVDD
STANDBY	Hi-Z, floating	Stopped	Stopped	Stopped	OFF
Hi-Z	Hi-Z, weak pulldown	Active	Active	Active	ON
Mute	Switching at 50%	Active	Active	Active	ON
Normal operation	Switching with audio	Active	Active	Active	ON

### **Table 22. Global Faults and Actions**

FAULT OR EVENT	FAULT OR EVENT CATEGORY	MONITORING MODES	REPORTING METHOD	ACTION TYPE	ACTION RESULT	LATCHED/ SELF- CLEARING
POR	Voltage fault	All	FAULT pin	Hard mute (no ramp)	Standby	Self-clearing
Undervoltage		Hi-Z, mute, normal	I <sup>2</sup> C + FAULT pin		Hi-Z	Latched
Overvoltage						
Overtemperatu re warning	Thermal warning	Hi-Z, mute, normal	I <sup>2</sup> C + <del>OTW</del> pin	None	None	Self-clearing
Overtemperatu re shutdown	Thermal fault	Hi-Z, mute, normal	I <sup>2</sup> C + FAULT pin	Hard mute (no ramp)	Standby	Latched

### **Table 23. Channel Faults and Actions**

FAULT OR EVENT	FAULT OR EVENT CATEGORY	MONITORING MODES	REPORTING METHOD	ACTION TYPE	ACTION RESULT	LATCHED or SELF- CLEARING
Open/short diagnostic	Diagnostic	Hi-Z (I <sup>2</sup> C activated)	I <sup>2</sup> C	None	None	Latched
Output clipping	Warning	Mute or play	CLIP_OTW pin	None	None	Self-clearing
CBC load current limit	Online protection			Current limit	Start OC timer	Self-clearing
OC fault	Output channel fault		I <sup>2</sup> C + FAULT pin	Hard mute	Hi-Z	Latched
DC detect				Hard mute	Hi-Z	Latched
OT foldback	Warning		$I^2C + \overline{OTW}$ pin	Current limit	None	Self-clearing

# **Power Shutdown and Restart Sequence Control**

The gain ramp of the filtered output signal and the updating of the  $I^2C$  registers correspond to the  $\overline{MUTE}$  pin voltage during the ramping process. The value of the external capacitor on the  $\overline{MUTE}$  pin dictates the length of time that the  $\overline{MUTE}$  pin takes to complete its ramp.






Figure 17. Click- and Pop-Free Shutdown and Restart Sequence Timing Diagram With Two Channels Sharing the Mute Pin

Submit Documentation Feedback

Copyright © 2013, Texas Instruments Incorporated






Figure 18. Individual Channel Shutdown and Restart Sequence Timing Diagram



# **Latched-Fault Shutdown and Restart Sequence Control**




Figure 19. Latched Global-Fault Shutdown and Restart Timing Diagram (UV Shutdown and Recovery)






Figure 20. Latched Global-Fault Shutdown and Individual-Channel Restart Timing Diagram (UV Shutdown and Recovery)



### **APPLICATION INFORMATION**




Figure 21. TAS5412-Q1 Typical Application Schematic



### **Parallel Operation (PBTL)**

One can parallel the device outputs on the load side of the LC output filter. Parallel operation requires identical I<sup>2</sup>C settings for any paralleled channels in order to have reliable system performance and evenly dissipated power on multiple channels. Having identical gain and current-limit settings can also prevent energy feeding back from one channel to the other. For smooth power up, power down, and mute operation, send the same control commands (such as mute, play, Hi-Z, etc.) to the paralleled channels at the same time. The device also supports load diagnostics for parallel connection. There is no support for paralleling on the device side of the LC output filter, and device failure can result.

### **Input Filter Design**

For the TAS5412-Q1, the IN\_M pin should have an impedance to GND that is equivalent to the parallel combination of the input impedances of all IN\_P channels combined, including any source impedance from the previous stage in the system design. For example, if each of the two IN\_P channels has a 1- $\mu$ F dc blocking capacitor, 1 k $\Omega$  of series resistance due to an input RC filter, and 1 k $\Omega$  of source resistance from the DAC supplying the audio signal, the IN\_M channel should have a 2- $\mu$ F capacitor in series with a 1-k $\Omega$  resistor to GND (2 x 1  $\mu$ F in parellel = 2  $\mu$ F; 2 x 2 k $\Omega$  in parallel = 1 k $\Omega$ ).

## **Demodulation Filter Design**

High-current LDMOS transistors in an H-bridge configuration drive the amplifier outputs. These transistors are either off or on. The result is a square-wave output signal with a duty cycle that is proportional to the amplitude of the audio signal. TI recommends the use of a second-order LC filter to recover the audio signal. The main purpose of the demodulation filter is to attenuate the high-frequency components of the output signals that are out of the audio band. Design of the demodulation filter significantly affects the audio performance of the power amplifier. Therefore, to meet the device THD+N specification, carefully consider the selection of the inductors used in the output filter. The rule is that the inductance should remain stable within the range of peak current seen at maximum output power and deliver approximately 5  $\mu$ H of inductance at 16 A. If this rule is observed, the device should not have distortion issues due to the output inductors. Another parameter to be considered is the idle-current loss in the inductor. This can be measured or specified as inductor dissipation (D). The target specification for dissipation is less than 0.05. If the dissipation factor is above this value, idle current increases. In general, 10- $\mu$ H inductors suffice for most applications. The change in output load resistance slightly alters the frequency response of the amplifier; however, unless tight control of frequency response is necessary (better than 0.5 dB), it is not necessary to deviate from 10  $\mu$ H.

### **Line-Driver Applications**

In many automotive audio applications, the end user would like to use the same head unit to drive either a speaker (with several ohms of impedance) or an external amplifier (with several kilohms of impedance). The device is capable of supporting both applications. However, the output filter must be sized appropriately to handle the expected output load in either case (that is, one must populate different output-filter values to handle the two different cases).

### Thermal Information

The thermally augmented package interfaces directly to a heat sink using a thermal interface compound (for example, Arctic Silver<sup>®</sup> Ceramique<sup>™</sup> thermal compound.) The heat sink then absorbs heat from the IC and couples it to the local air. With proper thermal managerment this process can reach equilibrium and heat can be continually removed from the ICs. Because of the efficiency of the TAS5412-Q1, heat sinks can be smaller than those required for linear amplifiers of equivalent performance.

 $R_{\theta JA}$  is a system thermal resistance from junction to ambient air. As such, it is a system parameter with the following components:

- R<sub>B,IC</sub> (the thermal resistance from junction to case, or in this case the heat slug)
- Thermal resistance of the thermal grease
- · Heat-sink thermal resistance

One can calculate the thermal resistance of the thermal grease from the exposed heat slug area and the thermal grease manufacturer's area thermal resistance (expressed in °C-in²/W or °C-mm²/W). The area thermal resistance of the example thermal grease with a 0.001 inch (0.0254 mm) thick layer is about 0.007°C-in²/W (4.52°C-mm²/W). The approximate exposed heat slug size is as follows:

Copyright © 2013, Texas Instruments Incorporated



Dividing the example thermal grease area resistance by the area of the heat slug gives the actual resistance through the thermal grease for both parts:

The thermal resistance of thermal pads is generally considerably higher than a thin layer of thermal grease. Because of its even-higher thermal resistance, do not use thermal tape at all. The heat sink vendor generally predicts heat-sink thermal resistance, modeled using a continuous-flow-dynamics (CFD) model, or measured.

Thus, for a single monaural channel in the IC, the system  $R_{\theta JA} = R_{\theta JC} +$  thermal-grease resistance + heat-sink resistance.

The following table indicates modeled parameters for one TAS5412-Q1 IC on a heat sink. The junction temperature is set at 115°C in both cases, while delivering 20 Wrms per channel into 4- $\Omega$  loads with no clipping. Assume that the thermal grease is about 0.001 inches (0.0254 mm) thick.

Device	TAS5412-Q1, 64-Pin PHD
Ambient temperature	25°C
Power to load	20 W × 2
Power dissipation	1.90 W × 2
ΔT inside package	6.46°C
ΔT through thermal grease	0.27°C
Required heatsink thermal resistance	21.91°C/W
Junction temperature	115°C
System R <sub>0JA</sub>	23.68°C/W
R <sub>θJA</sub> × power dissipation	90°C

# **Electrical Connection of Heat Slug and Heat Sink**

Connect electrically to ground or leave floating any heat sink that connects to the heat slug of the device. Never connect the heat slug to any electrical node other than GND.

### **REVISION HISTORY**

# Changes from Revision Original (August 2013) to Revision A

Page

Changed data sheet from PRODUCT PREVIEW to PRODUCTION DATA



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TAS5412TPHDRQ1	ACTIVE	HTQFP	PHD	64	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	TAS5412TQ1	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


14 x 14, 0.8 mm pitch

PLASTIC QUAD FLATPACK

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK




### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side
- 4. See technical brief. PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004) for information regarding recommended board layout.



PLASTIC QUAD FLATPACK




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 7. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated