

# TIOS102 and TIOS102x Digital Sensor Output Drivers with Integrated Surge Protection In Small Packages

## 1 Features

- Wide supply operation
  - 5-V to 36-V supply Voltage (TIOS102, TIOS1023)
  - 7-V to 36-V supply voltage (TIOS1025)
- PNP, NPN or push-pull configurable output
- **Functional safety capable**
  - [Documentation available to aid in functional safety system design](#)
- Pin-compatible with TIOS101(x) with improved performance
  - Low residual Voltage of 0.5 V (typical) at 200 mA
  - Active driver current limiting capability
  - Improved thermal performance of the package
  - Slower driver slew rates to reduce overshoots (max of 750 ns)
- Integrated protection features for robust systems
  - Configurable driver overcurrent limit (50 mA to 350 mA)
  - Active reverse polarity protection of up to 65 V on VCC, OUT and GND
  - Fault indicator for overcurrent, overtemperature and UVLO faults
- Integrated EMC protection on VCC and OUT
  - ±8 kV IEC 61000-4-2 ESD contact discharge
  - ±4 kV IEC 61000-4-4 Electrical fast transient
  - ±1.2 kV/500 Ω IEC 61000-4-5 Surge
- Fast demagnetization of large inductive loads
- Large capacitive load driving capability
- < 2.2-mA Quiescent supply current
- Integrated LDO options for up to 20 mA current
  - TIOS1023: 3.3-V LDO
  - TIOS1025: 5-V LDO
- Extended ambient temperature: -40°C to 125°C
- Small package options
  - 3 mm x 3 mm 10-pin VSON Package (pin-compatible with TIOS101)
  - 1.7 mm x 2.45 mm WCSP option (preview)

## 2 Applications

- [Proximity Switches](#)
- [Capacitive and Inductive Sensors](#)
- [Actuators](#)
- [Digital Outputs](#)

## 3 Description


The TIOS102(x) devices are configurable as high-side, low-side or push-pull drivers. These devices are capable of withstanding up to 1.2 kV (500 Ω) of IEC 61000-4-5 surge and feature integrated reverse polarity protection.

A pin-programmable interface allows easy interfacing to the circuits. The output current limit can be configured using an external resistor. Fault reporting and internal protection functions are provided for undervoltage, overcurrent and overtemperature conditions.

### Device Information

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
TIOS102	VSON (10)	3.00 mm x 3.00 mm
TIOS1023		
TIOS1025		
TIOS102	DSBGA (12) <sup>(2)</sup>	1.7 mm x 2.45 mm
TIOS1023		

- (1) For all available devices, see the orderable addendum at the end of the data sheet.
- (2) Product Preview



Typical Application Diagram




## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.4 Device Functional Modes.....	<b>17</b>
<b>2 Applications</b> .....	<b>1</b>	<b>9 Application Information Disclaimer</b> .....	<b>19</b>
<b>3 Description</b> .....	<b>1</b>	9.1 Application Information.....	19
<b>4 Revision History</b> .....	<b>2</b>	9.2 Typical Application.....	19
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>10 Power Supply Recommendations</b> .....	<b>20</b>
<b>6 Specifications</b> .....	<b>5</b>	<b>11 Layout</b> .....	<b>21</b>
6.1 Absolute Maximum Ratings.....	5	11.1 Layout Guidelines.....	21
6.2 ESD Ratings.....	5	11.2 Layout Example.....	21
6.3 ESD Ratings - IEC Specifications.....	5	<b>12 Device and Documentation Support</b> .....	<b>22</b>
6.4 Recommended Operating Conditions.....	5	12.1 Receiving Notification of Documentation Updates..	22
6.5 Thermal Information.....	6	12.2 Support Resources.....	22
6.6 Electrical Characteristics.....	6	12.3 Trademarks.....	22
6.7 Switching Characteristics.....	8	12.4 Electrostatic Discharge Caution.....	22
6.8 Typical Characteristics.....	9	12.5 Glossary.....	22
<b>7 Parameter Measurement Information</b> .....	<b>10</b>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>22</b>
<b>8 Detailed Description</b> .....	<b>11</b>	13.1 Tape and Reel Information.....	23
8.1 Overview.....	11	13.2 Mechanical Data.....	25
8.2 Functional Block Diagrams.....	11		
8.3 Feature Description.....	12		


## 4 Revision History

DATE	REVISION	NOTES
February 2022	*	Initial release.

## 5 Pin Configuration and Functions




**Figure 5-1. TIOS1023, TIOS1025  
DRC, 10-Pin VSON  
(Top View)**




**Figure 5-2. TIOS102  
DRC, 10-Pin VSON  
(Top View)**

**Table 5-1. Pin Functions (VSON Package)**

PIN NO	PIN NAME		Type	DESCRIPTION
	TIOS102	TIOS1023, TIOS1025		
1	VCC_IN	VCC_OUT	P	3.3-V or 5-V linear regulator output; external 3.3-V or 5-V logic supply input for option without LDO.
2	NFAULT	NFAULT	O	Fault indicator output signal to the microcontroller. Connect this pin via pull-up resistor to VCC_IN (TIOS102) or VCC_OUT (TIOS1023, TIOS1025)
3	NC	NC	-	Do not connect to GND. Leave floating
4	IN	IN	I	Transmit data input from the local controller. No effect if EN is low. Logic high sets low-side switch. Logic low sets high-side switch. Weak internal pull-up.
5	EN	EN	I	Driver enable input signal from the local controller. Logic low sets the OUT output at Hi-Z. Weak internal pull-down.
6	ILIM_ADJ	ILIM_ADJ	I	Input for current limit adjustment. Connect resistor R <sub>SET</sub> between ILIM_ADJ and GND.
7	GND	GND	GND	Device ground connection
8	OUT	OUT	O	Driver output
9	VCC	VCC	P	Supply voltage (24 V nominal)
10	NC	NC	-	Do not connect to GND. Leave floating
	Thermal Pad	Thermal Pad	—	Connect to GND plane for optimal thermal and electrical performance



**Figure 5-3. TIOS1023  
YAH, 12-Pin DSBGA  
(Top View)**



**Figure 5-4. TIOS102  
YAH, 12-Pin DSBGA  
(Top View)**

ADVANCE INFORMATION

**Table 5-2. Pin Functions (DSBGA)**

PIN NO	PIN NAME		Type	DESCRIPTION
	TIOS102	TIOS1023L		
B3	VCC_IN	VCC_OUT	P	3.3-V or 5-V linear regulator output; external 3.3-V or 5-V logic supply input for option without LDO.
C3	NFAULT	NFAULT	O	Fault indicator output signal to the microcontroller. Connect this pin via pull-up resistor to VCC_IN (TIOS102) or VCC_OUT (TIOS1023, TIOS1025)
D2	TX	TX	I	Transmit data input from the local controller. No effect if EN is low. Logic high sets low-side switch. Logic low sets high-side switch. Weak internal pull-up.
D3	EN	EN	I	Driver enable input signal from the local controller. Logic low sets the OUT output at Hi-Z. Weak internal pull-down.
B1	ILIM_ADJ	ILIM_ADJ	I	Input for current limit adjustment. Connect resistor R <sub>SET</sub> between ILIM_ADJ and GND.
A1, B2	GND	GND	GND	Device ground connection
A2	OUT	OUT	O	Switch output
A3	VCC	VCC	P	Supply voltage (24 V nominal)
D1, C2	NC	NC	-	Leave floating. Do not connect.
C1	NC	VSEL	I	TIOS102: Leave floating. Do not connect TIOS1023L: VSEL: Connect to GND for 5V LDO output. Please leave this pin floating for 3.3V LDO output

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage	Steady state voltage for VCC and OUT	-65	65	V
	Transient pulse width < 100 μs for VCC and OUT	-70	70	V
Voltage difference	$ V_{(VCC)} - V_{(OUT)} $		65	V
Logic supply voltage (TIOS102)	VCC_IN	-0.3	6	V
Input logic voltage	IN, EN, VSEL	-0.3	$\min(V_{CC\_IN} + 0.3, 6)$	V
Output current	WAKE, NFAULT	-5	5	mA
Storage temperature, T <sub>stg</sub>		-55	170	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute maximum ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If briefly operating outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime. All voltages are with reference to the GND pin, unless otherwise specified.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged Device Model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±750	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
(2) Minimum 100-nF capacitor is required between VCC and GND. Minimum 1-μF capacitor is required between VCC\_IN/OUT and GND.

### 6.3 ESD Ratings - IEC Specifications

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	IEC 61000-4-2 ESD (Contact Discharge), VCC, OUT and GND <sup>(1) (2)</sup>	±8,000	V
	Electrostatic discharge	IEC 61000-4-5, 1.2 μs/50 μs Surge with 500 Ω in series, VCC, OUT and GND <sup>(1)</sup>	±1,200	
	Electrostatic discharge	IEC 61000-4-4 EFT (Fast transient or burst), VCC, OUT and GND <sup>(1)</sup>	±4,000	

- (1) Minimum 100-nF capacitor is required between VCC and GND. Minimum 1-μF capacitor is required between VCC\_IN/VCC\_OUT and GND.  
(2) Passing level is ±4500 V if the device is powered and EN=IN=HIGH.

### 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT	
V <sub>(VCC)</sub>	Supply voltage	TIOS1023, TIOS102	5	24	36	V
		TIOS1025	7	24	36	V
V <sub>(VCC_IN)</sub>	Logic level input voltage (TIOS102 only)	3.3 V configuration	3	3.3	3.6	V
		5 V configuration	4.5	5	5.5	V
R <sub>SET</sub>	External resistor for CQ current limit	0		110	kΩ	
1/t <sub>BIT</sub>	Data rate (Communication mode)			250	kbps	
I <sub>(VCC_OUT)</sub>	LDO output current (TIOS1023, TIOS1025 only)			20	mA	
T <sub>A</sub>	Operating ambient temperature	-40		125	°C	
T <sub>J</sub>	Junction temperature			150	°C	

## 6.5 Thermal Information

THERMAL METRIC (1)		TIOS102, TIOS1023, TIOS1025	TIOS102, TIOS1023	UNIT
		DRC (10 Pins)	YAH (12 Pins)	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	45.9	79.3	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	45.9	0.3	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	17.9	19.5	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.7	0.1	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	17.8	19.4	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	4.7	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted). Typical values are at V<sub>VCC</sub> = 24 V, V<sub>VCC\_IN</sub> = 3.3 V, V<sub>VCC\_OUT</sub> = 3.3 V and T<sub>A</sub> = 25 °C unless otherwise specified.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>POWER SUPPLIES (VCC)</b>							
I <sub>(VCC)</sub>	Quiescent supply current	EN = LOW, no load		1.5	2.2	mA	
		EN = HIGH, no load		2.2	2.95	mA	
<b>LOGIC-LEVEL INPUTS (EN, IN, VSEL)</b>							
V <sub>IL</sub>	Input logic low voltage				0.8	V	
V <sub>IH</sub>	Input logic high voltage		2			V	
R <sub>PD</sub>	Pull-down (EN) resistance			100		kΩ	
R <sub>PU</sub>	Pull-up (IN) resistance			200		kΩ	
R <sub>PU</sub>	Pull-up (VSEL) resistance			1000		kΩ	
<b>CONTROL OUTPUTS (NFAULT)</b>							
V <sub>OL</sub>	Output logic low voltage	I <sub>O</sub> = 4 mA			0.5	V	
I <sub>OZ</sub>	Output high impedance leakage	Output in Hi-Z, V <sub>O</sub> = 0 V or V <sub>VCC_IN/OUT</sub>	-1		1	μA	
<b>DRIVER OUTPUT (OUT)</b>							
R <sub>DS(ON)</sub>	High-side driver on-resistance			2.5	4.5	Ω	
V <sub>DS(ON)</sub>	High-side driver residual voltage	I = 200 mA		0.5	0.9	V	
		I = 100 mA		0.25	0.5	V	
R <sub>DS(ON)</sub>	Low-side driver on-resistance			2.5	4.5	Ω	
V <sub>DS(ON)</sub>	Low-side driver residual voltage	I = 200 mA		0.5	0.9	V	
		I = 100 mA		0.25	0.5	V	
I <sub>P</sub>	OUT pull-up/down current	EN = LOW, IN = LOW, pull-down current	0 ≤ V <sub>(OUT)</sub> ≤ (V <sub>VCC</sub> - 0.1) V	40	50	80	μA
I <sub>P</sub>	OUT pull-up/down current	EN = LOW, IN = HIGH, pull-up current		40	50	80	μA
I <sub>O(LIM)</sub>	Driver output current limit	R <sub>SET</sub> = 10 kΩ; V(OUT) = (V <sub>VCC</sub> -3) V or 3 V		300	350	400	mA
		R <sub>SET</sub> = 110 kΩ; V(OUT) = (V <sub>VCC</sub> -3) V or 3 V		35	50	70	mA
		R <sub>SET</sub> = 0 to 5 kΩ; (2) V(OUT) = (V <sub>VCC</sub> -3) V or 3 V T <sub>J</sub> < T <sub>(SDN)</sub> or t < 200 μs		500			mA
		(Fast-detect mode) R <sub>SET</sub> = OPEN(1) V(OUT) = (V <sub>VCC</sub> -3) V or 3 V		260	330	400	mA

## 6.6 Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted). Typical values are at  $V_{VCC} = 24\text{ V}$ ,  $V_{VCC\_IN} = 3.3\text{ V}$ ,  $V_{VCC\_OUT} = 3.3\text{ V}$  and  $T_A = 25\text{ }^\circ\text{C}$  unless otherwise specified.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>PROTECTION CIRCUITS</b>							
$V_{(UVLO)}$	VCC under voltage lockout	VCC falling; NFAULT = Hi-Z	TIOS102,	4.2			V
$V_{(UVLO)}$	VCC under voltage lockout	VCC rising; NFAULT = Hi-Z	TIOS1023				
$V_{(UVLO)}$	VCC under voltage lockout	VCC falling; NFAULT = Hi-Z	TIOS1025	6	6.3		V
		VCC rising; NFAULT = Hi-Z			6.5	6.8	V
$V_{(UVLO,HYS)}$	VCC under voltage lockout hysteresis	Rising to falling threshold	Rising to falling threshold	200			mV
$V_{(UVLO\_IN)}$	VCC_IN under voltage lockout (No LDO option)	VCC_IN falling; NFAULT = Hi-Z		2.4			V
		VCC_IN rising; NFAULT = LOW		2.5			V
$V_{(UVLO\_IN,HYS)}$	VCC_IN under voltage hysteresis (No LDO option)	Rising to falling threshold		100			mV
$T_{(WRN)}$	Thermal warning			125			$^\circ\text{C}$
$T_{(SDN)}$	Thermal shutdown	Die temperature $T_J$		150	160		$^\circ\text{C}$
$T_{(HYS)}$	Thermal hysteresis for shutdown			14			$^\circ\text{C}$
$I_{REV}$	Leakage current in reverse polarity	EN=LOW, TX=X; $V_{(OUT)} < V_{(GND)}$ or $V_{(OUT)} > V_{(VCC)}$ , up to  36 V				50	$\mu\text{A}$
		EN=LOW, TX=X; $V_{(OUT)} < V_{(GND)}$ or $V_{(OUT)} > V_{(VCC)}$ , up to  55 V				110	$\mu\text{A}$
		EN = HIGH, TX = LOW; $V_{(OUT\ to\ VCC)} = 3\text{ V}$				550	$\mu\text{A}$
		EN = HIGH, TX = HIGH; $V_{(OUT\ to\ GND)} = -3\text{ V}$				10	$\mu\text{A}$
<b>LINEAR REGULATOR (LDO)</b>							
$V_{(VCC\_OUT)}$	Voltage regulator output	TIOS1025		4.75	5	5.25	V
		TIOS1023		3.13	3.3	3.46	V
$V_{(DROP)}$	Voltage regulator drop-out voltage ( $V_{(VCC)} - V_{(VCC\_OUT)}$ )	$I_{CC} = 20\text{ mA}$ load current	TIOS1025			1.9	V
			TIOS1023			2.3	V
REG	Line regulation ( $dV_{(VCC\_OUT)}/dV_{(VCC)}$ )	$I_{(VCC\_OUT)} = 1\text{ mA}$				1.7	mV/V
$L_{REG}$	Load regulation ( $dV_{(VCC\_OUT)}/V_{(VCC\_OUT)}$ )	$V_{(VCC)} = 24\text{ V}$ , $I_{(VCC\_OUT)} = 100\text{ }\mu\text{A}$ to $20\text{ mA}$				1%	
PSSR	Power Supply Rejection Ratio	100 kHz, $I_{(VCC\_OUT)} = 20\text{ mA}$			40		dB

- (1) Current fault indication will be active. Current fault auto recovery will be de-activated.
- (2) If operating continuously with this current limit, ensure that the current through the device does not cause the  $T_J$  to be greater than  $T_{(SDN)}$  for a given ambient temperature and thermal property of the system. For pulse durations  $t < 200\text{ }\mu\text{s}$ , the device can source or sink current of at least 500 mA across the recommended operating conditions.

## 6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>DRIVER</b>							
$t_{PLH}, t_{PHL}$	Driver propagation delay	See <a href="#">Figure 7-3</a> $R_L = 2\text{ k}\Omega$ $C_L = 5\text{ nF}$ $R_{(SET)} = 10\text{ k}\Omega$		600	1200	ns	
$t_{P(skew)}$	Driver propagation delay skew. $ t_{PLH} - t_{PHL} $			100		ns	
$t_{PZH}, t_{PZL}$	Driver enable delay					4	$\mu\text{s}$
$t_{PHZ}, t_{PLZ}$	Driver disable delay					4	$\mu\text{s}$
$t_r, t_f$	Driver output rise, fall time			200		700	ns
$ t_r - t_f $	Difference in rise and fall time					50	ns
$t_{SC}$	Current fault blanking time			175	200		$\mu\text{s}$
$t_{pSC}$	Current fault indication delay				280	$\mu\text{s}$	
$t_{SCEN}$	Current fault driver re-enable wait time			15		ms	
$t_{(UVLO)}$	OUT re-enable delay after UVLO <sup>(1)</sup>	$V_{(UVLO)}$ rising threshold crossing time to CQ enable time	10	30	50	ms	

(1) CQ output remains Hi-Z for this time



### 6.8 Typical Characteristics




Figure 6-1. Supply Current vs Supply Voltage




Figure 6-2. Residual Voltage vs Load Current: High Side




Figure 6-3. Residual Voltage vs Load Current: Low Side





Figure 6-4. Current Limit vs R<sub>SET</sub>



T<sub>A</sub> = 25°C

Figure 6-5. Current Limit vs R<sub>SET</sub> : TIOS102(x) vs TIOS101(x)

## 7 Parameter Measurement Information




Figure 7-1. Test Circuit for Driver Switching




Figure 7-2. Waveforms for Driver Output Switching Measurements




Figure 7-3. Waveforms for Driver Enable or Disable Time Measurements

ADVANCE INFORMATION

## 8 Detailed Description

### 8.1 Overview

Figure 8-1 shows that the device driver output (OUT) can be used in a push-pull, high-side, or low-side configuration using the enable (EN) and transmit data (IN) input pins. OUT can drive resistive, large capacitive or large inductive loads.

TIOS102 and TIOS102x devices have integrated IEC 61000-4-4/5 EFT and surge protection. In addition, tolerance to  $\pm 65$ -V transients enables flexibility to choose from a wider range of TVS diodes if an application requires higher levels of protection. These integrated robustness features will simplify the system-level design by reducing the external protection circuitry.

These devices implement protection features for over-current, over-voltage and over-temperature conditions. The devices also provide a current-limit setting of the driver output current using an external resistor.

The TIOS102x devices derive the low voltage supply from the typical 24 V industrial supply via an internal linear regulator to provide power to the local controller and sensor circuitry.

### 8.2 Functional Block Diagrams




Figure 8-1. Block Diagram, TIOS102




Figure 8-2. Block Diagram, TIOS102x

## 8.3 Feature Description

### 8.3.1 Current Limit Configuration

The output current can be configured with an external resistor on ILIM\_ADJ pin. The highest current limit setting with an external resistor of 10 kΩ guarantees a minimum of 300 mA over the operating temperature and voltage range.

Output disable due to current fault and current fault auto recovery features can be disabled by floating ILIM\_ADJ pin. However, the current fault indication is still active in this configuration. This feature is useful when driving large capacitances.

When ILIM\_ADJ pin is shorted to ground, the TIOS102(x) is configured to source or sink minimum of 500mA. In this mode, current fault indication is disabled. Output Disable and Auto Recovery feature is also disabled in this mode. The driver will be disabled if the power dissipation in the device causes the junction temperature to reach  $T_{(SDN)}$ .

**Table 8-1. Current Limitation**

ILIM_ADJ Pin Condition	OUT Current Limit (Min.)	NFAULT Indication During Fault	Output Disable and Auto Recovery
R <sub>SET</sub> resistor to GND (R <sub>SET</sub> : 10 kΩ to 110 kΩ)	Variable (35 mA to 300 mA)	Yes	Yes
Connected to GND (R <sub>SET</sub> 0 to 5 kΩ)	500 mA	No	No
OPEN	260 mA	Yes	No

### 8.3.2 Current Fault Detection, Indication and Auto Recovery


If the output current at OUT exceeds the internally set current limit  $I_{O(LIM)}$  for a duration longer than  $t_{SC}$ , the NFAULT pin is driven logic low to indicate a fault condition. The output is turned off, but the LDO continues to function. The output periodically retries to check if the output is still in the over current condition. In this mode, the output is switched on for  $t_{SC}$  in  $t_{SCEN}$  intervals. Current fault auto recovery mode can be disabled by setting ILIM\_ADJ = OPEN or GND. See [Table 8-3](#). Toggling EN will clear NFAULT.

### 8.3.3 Thermal Warning, Thermal Shutdown

If the die temperature exceeds  $T_{(WRN)}$ , the NFAULT flag is held low indicating a potential over temperature problem. When the  $T_J$  exceeds  $T_{(SDN)}$ , The output is disabled but the LDO remains operational. As soon as the temperature drops below the temperature threshold (and after  $T_{(HYS)}$ ), the internal circuit re-enables the driver, subject to the state of the EN and IN pins.

### 8.3.4 Fault Reporting (NFAULT)

NFAULT is driven low if either a current fault condition is detected, die temperature has exceeded  $T_{(WRN)}$  or supply has dropped below the UVLO threshold. NFAULT returns to high-impedance as soon as all three fault conditions clear.



$$NFAULT = [CUR\_OK \ \&\& \ PWR\_OK \ \&\& \ TMP\_OK]$$

Figure 8-3. Device State Diagram

### 8.3.5 Device Function Tables

**Table 8-2. Driver Function**

EN	IN	OUT	COMMENT
L / Open	X	Hi-Z	Device is in ready-to-receive state
H	L	H	OUT is sourcing current (high-side drive)
H	H / Open	L	OUT is sinking current (low-side drive)

**Table 8-3. Current Limit Indicator Function ( $t > t_{SC}$ )**

EN	IN	OUT CURRENT	NFAULT	COMMENT
H	H / Open	$ I_{(OUT)}  > I_{O(LIM)}$	L	OUT current exceeds the set limit for over $t_{SC}$
		$ I_{(OUT)}  < I_{O(LIM)}$	Z	Normal operation
H	L	$ I_{(OUT)}  > I_{O(LIM)}$	L	OUT current exceeds the set limit for over $t_{SC}$
		$ I_{(OUT)}  < I_{O(LIM)}$	Z	Normal operation
L / Open	X	X	Z	Driver is disabled, current limit indicator is inactive

### 8.3.6 The Integrated Voltage Regulator (LDO)

The TIOS1023 and TIOS1025 each have an integrated linear voltage regulator (LDO) which can supply power to external components. The voltage regulator is specified for VCC voltages in the range of 7 V to 36 V (TIOS1025) or in the range of 5 V to 36 V (TIOS102, TIOS1023) with respect to GND. The LDO is capable of delivering up to 20 mA. The LDO output is current limited to 35-mA to limit the inrush current onto VCC\_OUT decoupling capacitors during initial power up.

In the DSBGA (YAH) package, TIOS1023 offers pin-configurable LDO output via VSEL pin. When VSEL is connected to GND, VCC\_OUT is configured to provide a 5-V output. When VSEL is left floating, VCC\_OUT provides a 3.3-V output.

**Table 8-4. LDO Output Configuration via VSEL pin (YAH Package)**


VSEL pin connection	VCC_OUT
GND	5 V
Floating	3.3 V

The LDO is designed to be stable with standard ceramic capacitors with values of 1  $\mu$ F or larger at the output. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR should be less than 1  $\Omega$ . With tolerance and dc bias effects, the minimum capacitance to ensure stability is 1  $\mu$ F.


### 8.3.7 Reverse Polarity Protection

Reverse polarity protection circuitry protects the devices against accidental reverse polarity connections to the VCC, OUT and GND pins. The maximum voltage between any of the pins may not exceed 65 V DC at any time.

Figure 8-4 and Figure 8-5 shows all the possible connection combinations.



**Figure 8-4. High-Side Driver Configuration**




**Figure 8-5. Low-Side Driver Configuration**



### 8.3.8 Integrated Surge Protection and Transient Waveform Tolerance

The VCC and OUT pins of the device are capable of withstanding up to 1.2 kV of 1.2/50 – 8/20  $\mu$ s IEC 61000-4-5 surge with a source impedance of 500  $\Omega$ . The surge testing should be performed with a minimum 100 nF supply decoupling capacitor between VCC and GND, and 1  $\mu$ F between VCC\_IN/OUT and GND.

External TVS diodes may be required for higher transient protection levels. The system designer should ensure that the maximum clamping voltage of the external diodes should be < 65 V at the desired current level. The device is capable of withstanding up to  $\pm$ 65-V transient pulses < 100  $\mu$ s.



1.2/50 - 80/20  $\mu$ s CWG  
R = 500  $\Omega$

**Figure 8-6. Surge Test Setup**

### 8.3.9 Power Up Sequence

VCC\_IN and VCC domains can be powered up in any sequence. In the event of VCC is powered and VCC\_IN is not, the OUT pin remains in high impedance.

### 8.3.10 Undervoltage Lock-Out (UVLO)

The device enters UVLO if the VCC voltage falls below  $V_{(UVLO)}$ . (For the device without the integrated LDO, the device monitors VCC\_IN in addition to VCC. UVLO happens if either supply falls below the threshold.)

As soon as the supply falls below  $V_{(UVLO)}$ , NFAULT is pulled low, the LDO is turned off and the OUT output is disabled (Hi-Z). Receiver performance is not specified in this mode.

When the supply rises above  $V_{(UVLO)}$ , NFAULT returns to Hi-Z (given no other fault conditions present) and the LDO will be enabled immediately. The OUT output will be turned on after  $T_{(UVLO)}$  delay.

## 8.4 Device Functional Modes

These devices can operate in three different modes.

### 8.4.1 NPN Configuration (N-Switch Mode)

Set IN pin high (or open) and use EN pin as control for realizing the function of an N-switch (low-side configuration) on OUT.

### 8.4.2 PNP Configuration (P-Switch Mode)

Set IN pin low and use EN pin as control for realizing the function of a P-switch (high-side configuration) on OUT.

### 8.4.3 Push-Pull Mode

Set EN pin high and toggle IN as control for realizing the function of a push-pull output on OUT. [Table 8-5](#), [Table 8-6](#), and [Table 8-7](#) summarize the pin configurations to accomplish the functional modes.

**Table 8-5. NPN Mode**

EN	IN	OUT
L / Open	H / Open	Hi-Z
H	H / Open	N-Switch

**Table 8-6. PNP Mode**

EN	IN	OUT
L / Open	L	Hi-Z
H	L	P-Switch

**Table 8-7. Push-Pull Mode**

EN	IN	OUT
L / Open	X	Hi-Z
H	H / Open	N-Switch
H	L	P-Switch

## 9 Application Information Disclaimer

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

TIOS102 and TIOS102x are robust 24-V digital drivers for industrial sensors.

### 9.2 Typical Application




Figure 9-1. Typical Application Schematic

#### 9.2.1 Design Requirements

Table 9-1 shows recommended components for a typical system design.

Table 9-1. Design Parameters

PARAMETERS	Design Requirement	TIOS102(x) Specification
Input voltage range (VCC)	24 V, 30 V (max)	7 V to 36 V (TIOS1025)
Output current (OUT)	200 mA	Choose 250 mA limit with $R_{SET} = 27 \text{ k}\Omega$
Output voltage (VCC_OUT), Pick TIOS1025	5 V	Choose TIOS1025; $V_{CC\_OUT} = 5 \text{ V}$
Maximum LDO output current ( $I_{VCC(OUT)}$ )	5 mA	$I_{VCC\_OUT}$ : Up to 20 mA
Pull-up resistors for NFAULT	10 kΩ	10 kΩ
VCC decoupling capacitor	0.1 μF / 100 V	0.1 μF / 100 V
LDO output capacitor	1 μF / 10 V	1 μF / 10 V

**Table 9-1. Design Parameters (continued)**

PARAMETERS	Design Requirement	TIOS102(x) Specification
Maximum Ambient Temperature, $T_A$	105°C	TIOS102(x) can support up to $T_A$ of 125 °C if $T_J < T_{(SDN)}$

## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Maximum Junction Temperature Check

For a 200 mA current limit:

- Choose driver output current limit,  $I_{O(LIM)} = 250$  mA (allowing for current limit tolerance);  $R_{SET} = 27$  k $\Omega$
- The maximum voltage drop across the high-side switch at 250 mA current is  $V_{DS(ON)} = 1.1$  V.

This causes a power consumption of:

$$PD_{OP} = V_{DS(ON)} \times I_{O(LIM)} = 1.1 \text{ V} \times 250 \text{ mA} = 275 \text{ mW} \quad (1)$$

For a 5 mA LDO current output,

$$PD_{LDO} = (V_{L+} - V_{VCC_{OUT}}) \times I_{VCC_{OUT}} = (30 - 5) \text{ V} \times 5 \text{ mA} = 125 \text{ mW} \quad (2)$$

Total power dissipation,

$$PD = PD_{LDO} + PD_{OP} = 275 \text{ mW} + 125 \text{ mW} = 400 \text{ mW} \quad (3)$$

Multiply this value with the Junction-to-ambient thermal resistance of  $\theta_{JA} = 45.9$  °C/W (taken from the [Thermal Information](#) table) to receive the difference between junction temperature,  $T_J$ , and ambient temperature,  $T_A$ :

$$\Delta T = T_J - T_A = PD \times \theta_{JA} = 400 \text{ mW} \times 45.9 \text{ }^\circ\text{C/W} = 18.36 \text{ }^\circ\text{C} \quad (4)$$

Add this value to the maximum ambient temperature of  $T_A = 105$ °C to receive the final junction temperature:

$$T_J = T_A + \Delta T = T_A + PD \times \theta_{JA} = 105 \text{ }^\circ\text{C} + 400 \text{ mW} \times 45.9 \text{ }^\circ\text{C/W} = 105 \text{ }^\circ\text{C} + 18.36 \text{ }^\circ\text{C} = 123.36 \text{ }^\circ\text{C} \quad (5)$$

As long as  $T_J$  is below the recommended maximum value of 150°C, no thermal shutdown will occur. However, the junction temperature is closer to  $T_{WRN}$  and thermal warning may be generated if the junction temperature rises above  $T_{WRN}$ .

Note that the modeling of the complete system may be necessary to predict junction temperature in smaller PCBs and/or enclosures without air flow.

## 10 Power Supply Recommendations

The TIOS102 and TIOS102x are designed to operate from a 24-V nominal supply at VCC, which can vary by +12 V and -17 V from the nominal value to remain within the device's recommended supply voltage range of 7 V to 36 V. This supply should be buffered with at least a 100-nF/100-V capacitor.

## 11 Layout

### 11.1 Layout Guidelines

- Use of a 4-layer board is recommended for good heat conduction. Use layer 1 (top layer) for control signals, layer 2 as GND, layer 3 for the 24-V supply plane (VCC), and layer 4 for the regulated output supply (VCC\_IN/OUT).
- Connect the thermal pad to GND with maximum amount of thermal vias for best thermal performance.
- Use entire planes for VCC, VCC\_IN/OUT and GND to assure minimum inductance.
- The VCC terminal must be decoupled to ground with a low-ESR ceramic decoupling capacitor with a minimum value of 100 nF. The capacitor must have a voltage rating of 50 V minimum (100 V depending on max sensor supply fault rating) and an X5R or X7R dielectric.
- The optimum placement of the capacitor is closest to the VCC and GND terminals to reduce supply drops during large supply current loads. See [Figure 11-1](#) for a PCB layout example.
- Connect all open-drain control outputs via 10 kΩ pull-up resistors to the VCC\_IN/OUT plane to provide a defined voltage potential to the system controller inputs when the outputs are high-impedance.
- Connect the R<sub>SET</sub> resistor between ILIM\_ADJ and GND.
- Decouple the regulated output voltage at VCC\_IN/OUT to ground with a low-ESR, 1 μF, ceramic decoupling capacitor. The capacitor should have a voltage rating of 10 V minimum and an X5R or X7R dielectric.

### 11.2 Layout Example

- VIA to Layer 2: Power Ground Plane (VCC)
- VIA to Layer 3: 24V Supply Plane (GND)
- VIA to Layer 4: Regulated Supply Plane (VCC\_IN/OUT)




Figure 11-1. Layout Example

## 12 Device and Documentation Support

### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.2 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.  
All trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


### 12.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.


## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 13.1 Tape and Reel Information



#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PTIOS102DRCR	VSON	DRC	10	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
PTIOS102YAHR	DSBGA	YAH	12	1500	330.0	12.4	1.88	2.76	0.55	4.0	12.0	Q1
PTIOS1023DRCR	VSON	DRC	10	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
PTIOS1023LYAHR	DSBGA	YAH	12	1500	330.0	12.4	1.88	2.76	0.55	4.0	12.0	Q1
PTIOS1025DRCR	VSON	DRC	10	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

ADVANCE INFORMATION

**TAPE AND REEL BOX DIMENSIONS**




**ADVANCE INFORMATION**

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PTIOS102DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
PTIOS102YAHR	DSBGA	YAH	12				
PTIOS1023DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
PTIOS1023LYAHR	DSBGA	YAH	12				
PTIOS1025DRCR	VSON	DRC	10	3000	367.0	367.0	35.0



**13.2 Mechanical Data**




**PACKAGE OUTLINE**

**DRC0010V**

**VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

**ADVANCE INFORMATION**


## EXAMPLE BOARD LAYOUT

**DRC0010V**

**VSON - 1 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD

ADVANCE INFORMATION



NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

**EXAMPLE STENCIL DESIGN**

**DRC0010V**

**VSON - 1 mm max height**


PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

**ADVANCE INFORMATION**




**YAH0012-C01**

**PACKAGE OUTLINE**  
**DSBGA - 0.4 mm max height**

DIE SIZE BALL GRID ARRAY

ADVANCE INFORMATION



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

## EXAMPLE BOARD LAYOUT

**YAH0012-C01**

**DSBGA - 0.4 mm max height**

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).


**ADVANCE INFORMATION**

## EXAMPLE STENCIL DESIGN

YAH0012-C01

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



ADVANCE INFORMATION

NOTES: (continued)

- 4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PTIOS1023DRCR	ACTIVE	VSON	DRC	10	5000	TBD	Call TI	Call TI	-40 to 125		<a href="#">Samples</a>
PTIOS1025DRCR	ACTIVE	VSON	DRC	10	5000	TBD	Call TI	Call TI	-40 to 125		<a href="#">Samples</a>
PTIOS102DRCR	ACTIVE	VSON	DRC	10	5000	TBD	Call TI	Call TI	-40 to 125		<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated