

TLIN1431-Q1 Automotive LIN SBC with Integrated High-Side Switch and Watchdog

1 Features

- AEC-Q100 (Grade 1): Qualified for automotive applications
- Local interconnect network (LIN) physical layer specification LIN 2.2A, ISO 17987-4:2016 and SAE J2602:2021 compliant
- Integrated watchdog supervisor configurable by pin or serial peripheral interface, SPI
- Enhanced features supporting 12-V applications
 - ±58 V LIN bus fault protection
 - 3.3 V (TLIN14313-Q1) or 5 V (TLIN14315-Q1) LDO output supporting 125 mA from 12 V supply
 - High-side switch with open load and short circuit detection controlled by 10-bit PWM or timer
 - LIMP pin configurable as a high-side switch
 - Configurable WAKE pin supporting different input thresholds or methods
 - Sleep mode: ultra-low current consumption allows wake up event from:
 - LIN bus
 - Local wake up through WAKE
 - Cyclic and static sensing
- Protection Features:
 - ESD protection
 - Under voltage protection on V_{SUP} and V_{CC}
 - TXD dominant time out (DTO) protection
 - Thermal shutdown protection
- Integrated battery voltage monitor
- Available in leadless QFN (20) package with improved automated optical inspection (AOI) capability

2 Applications

- [Body electronics and lighting](#)
- [Hybrid, electric and powertrain systems](#)
- [Infotainment and cluster](#)
- [Appliances](#)

3 Description

The TLIN1431x-Q1 is a local interconnect network (LIN) system basis chip (SBC) that integrates a watchdog, high-side switch, Limp home capability and highly configurable WAKE input pin. The device self-determines the control method, pin or serial peripheral interface (SPI), at power up. The watchdog defaults to a window watchdog for both control methods but for flexibility the device can be configured as a window or timeout watchdog with greater than 20 different time windows when SPI control is used.


The LIN transceiver provides a 200 kbps fast mode for end of line programming. A high-side switch with diagnostic capability is provided for on board LED. The highly configurable WAKE pin can be used with the high-side switch for cyclic sensing, thus, reducing the ECU sleep current. The WKRQ/INH pin can be configured for a digital wake output (WKRQ) or a VSUP based inhibit (INH) enable pin for an external supply.

ADVANCE INFORMATION


Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TLIN1431x-Q1	VQFN (RGY)(20)	4.50 mm x 3.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematics, SPI Control



Simplified Schematics, Pin Control



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. ADVANCE INFORMATION for preproduction products; subject to change without notice.

Table of Contents

1 Features	1	8.3 Feature Description.....	23
2 Applications	1	8.4 Device Functional Modes.....	47
3 Description	1	8.5 Programming.....	63
4 Revision History	2	8.6 Registers.....	67
5 Pin Configuration and Functions	3	9 Application and Implementation	88
6 Specifications	4	9.1 Application Information.....	88
6.1 Absolute Maximum Ratings.....	4	9.2 Typical Application.....	89
6.2 ESD Ratings.....	4	9.3 Power Supply Recommendations.....	92
6.3 ESD Ratings, IEC Specification.....	4	9.4 Layout.....	92
6.4 Recommended Operating Conditions.....	5	10 Device and Documentation Support	95
6.5 Thermal Information.....	5	10.1 Documentation Support.....	95
6.6 Power Supply Characteristics.....	5	10.2 Receiving Notification of Documentation Updates.....	95
6.7 Electrical Characteristics.....	7	10.3 Support Resources.....	95
6.8 AC Switching Characteristics.....	11	10.4 Trademarks.....	95
7 Parameter Measurement Information	14	10.5 Electrostatic Discharge Caution.....	96
7.1 Test Circuit: Diagrams and Waveforms.....	14	10.6 Glossary.....	96
8 Detailed Description	21	11 Mechanical, Packaging, and Orderable Information	96
8.1 Overview.....	21	11.1 Package Option Addendum.....	96
8.2 Functional Block Diagram.....	22		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
May 2022	*	Initial Release

5 Pin Configuration and Functions




Figure 5-1. RGY Package, 20-Pin QFN (Top View)

Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
V _{SUP}	1	I	Device supply voltage (connected to battery in series with external reverse blocking diode)
V _{CC}	2	O	Output voltage from integrated voltage regulator
nRST	3	I/O	Reset input/output (active low)
WDT/CLK	4	I	Pin control: WDT - Programmable watchdog window set input (3 levels) SPI control: CLK - SPI clock input
nWDR/SDO	5	O	Pin control: nWDR - watchdog failure output trigger SPI control: SDO - SPI serial data output
WDI/SDI	6	I	Pin control: WDI - Watchdog timer trigger input active on both rising and falling edges (Must be driven at all times) SPI control: SDI - SPI serial data input
PIN/nCS	7	I	Pin or SPI control selection pin at power up. Pin control: does not change SPI control: nCS - is SPI chip select (active low)
EN/nINT	8	I/O	Pin control: EN - Device mode change input pin SPI control: nINT - Device interrupt output pin
HSSC/FSO	9	I/O	Pin control: HSSC - High side switch control input pin SPI control: FSO - Function output pin
PV	10	O	Internal V _{BAT} voltage divider output
DIV_ON	11	I	Input to turn on the internal V _{BAT} voltage divider, active high
TXD	12	I	TXD input interface to control state of LIN output
RXD	13	O	RXD output interface reporting state of LIN bus voltage
GND, Pad	14	—	Ground
LIN	15	I/O	LIN bus single-wire transmitter and receiver
WKRQ/INH	16	O	Digital output for wake or high voltage inhibit output depending upon state of pin at power up
WAKE	17	I	High Voltage Local wake up pin
HSS	18	O	High side switch
LIMP	19	O	Used for LIMP home, watchdog event causes this pin to switch V _{SUP}
V _{BAT}	20	I	Supply voltage divider sense input (connected to battery)

6 Specifications

6.1 Absolute Maximum Ratings

Over recommended operating range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{SUP}	Supply voltage range (ISO/DIS 17987)	-0.3	42	V
V _{BAT}	Battery sense input	-24	42	V
V _{LIN}	LIN Bus input voltage (ISO/DIS 17987)	-58	58	V
V _{CC50}	Regulated 5 V Output Supply	-0.3	6	V
V _{CC33}	Regulated 3.3 V Output Supply	-0.3	4.5	V
V _{WAKE}	WAKE pin input voltage range	-0.3	42	V
V _{HSS}	High side switch pin output voltage range	-0.3	42 and V _O ≤V _{SUP} +0.3	V
V _{INH}	Inhibit pin output voltage range	-0.3	42 and V _O ≤V _{SUP} +0.3	V
V _{LIMP}	LIMP pin output voltage range	-0.3	42 and V _O ≤V _{SUP} +0.3	V
V _{nRST}	Reset output voltage	-0.3	V _{CC} + 0.3	V
V _{LOGIC_INPUT}	Logic input voltage	-0.3	6	V
V _{LOGIC_OUTPUT}	Logic output voltage	-0.3	6	V
I _O	Digital pin output current		8	mA
I _{O(nRST)}	Reset output current	-5	5	mA
T _J	Junction temperature	-40	160	°C
Storage temperature, T _{stg}	Storage temperature range	-65	165	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM) classification level H2: V _{BAT} , V _{SUP} , LIN, and WAKE with respect to ground	±10000	V
		Human body model (HBM) classification level 3A: all other pins, per AEC Q100-002 ⁽¹⁾	±4000	
		Charged device model (CDM) classification level C5, per AEC Q100-011	All pins	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 ESD Ratings, IEC Specification

			VALUE	UNIT
V _(ESD)	Electrostatic discharge per IEC 62228-2 ⁽¹⁾ , LIN, VSUP terminal to GND	Contact discharge	±8000	V
		Indirect ESD discharge	±15000	
V _(ESD)	Powered electrostatic discharge SAE J2962-1 ⁽³⁾	Contact discharge	±8000	V
		Air discharge	±25000	
Transient	ISO 7637-2 and IEC 62215-3 Transients according to IBEE LIN EMC test spec ⁽²⁾	Pulse 1	-100	V
		Pulse 2a	75	
		Pulse 3a	-150	
		Pulse 3b	100	

6.3 ESD Ratings, IEC Specification (continued)

			VALUE	UNIT
Transient	ISO 7637-3 Slow Transients Pulse (4)	Direct coupling capacitor "slow transient pulse" with 100 nF coupling capacitor - powered	±30	V

- (1) IEC 62228-2 ESD testing performed at third party. Different system-level configurations may lead to different results.
- (2) ISO 7637-2 according to IEC 62228-2 are system-level transient tests. Different system-level configurations may lead to different results.
- (3) SAE J2962-1 Testing performed at 3rd party US3 approved EMC test facility.
- (4) ISO 7637-3 is a system-level transient test. Different system-level configurations may lead to different results.

6.4 Recommended Operating Conditions

parameters valid over $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$ range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{SUP}	Supply voltage	5.5		28	V
V _{BAT}	Supply voltage	5.5		28	V
V _{LIN}	LIN bus input voltage	0		28	V
V _{LOGIC5}	Logic pin voltage	0		5.25	V
V _{LOGIC33}	Logic pin voltage	0		3.465	V
I _{OH(DO)}	Digital terminal HIGH level output current	-2			mA
I _{OL(DO)}	Digital terminal LOW level output current			2	mA
I _{O(LIMP)}	LIMP output current when configured as LIMP			1	mA
I _{O(HSS)}	High side switch output current; LIMP output current when configured as high side switch			100	mA
I _{O(INH)}	Inhibit output current			6	mA
C _(VSUP)	V _{SUP} supply capacitance	100			nF
C _(VCC)	V _{CC} supply capacitance; no load to full load	10			μF
ESR _{CO}	Output ESR capacitance requirements	0.001		2	Ω
Δt/ΔV	Input transition rise and fall rate (WDI, WDT, WDR)			100	ns/V
T _J	Operating junction temperature range	-40		150	°C

6.5 Thermal Information

THERMAL METRIC ⁽¹⁾		TLIN1431x	UNIT
		RGY	
		20 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	37.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	32.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	15.7	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.6	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	15.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	4.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.6 Power Supply Characteristics

parameters valid over $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$ range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage and Current						
V _{BAT}	V _{BAT} sense pin voltage	470 Ω series resistor with 100nF cap to ground	5.5		28	V

6.6 Power Supply Characteristics (continued)

 parameters valid over $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$ range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{BAT}	V_{BAT} sense pin current	470 Ω series resistor with 100nF cap to ground with DIV_ON high, $V_{\text{BAT}} = 5.5\text{ V}$ to 28 V			220	μA
I_{BATREV}	V_{BAT} sense pin reverse current	470 Ω series resistor with 100nF cap to ground with DIV_ON high $V_{\text{BAT}} = -24\text{ V}$	-1			mA
V_{SUP}	Operational supply voltage (ISO/DIS 17987 Param 10)	Device is operational beyond the LIN defined nominal supply voltage range	5.5		36	V
V_{SUP}	Nominal supply voltage (ISO/DIS 17987 Param 10):	Normal ⁽²⁾ and Standby Modes	5.5		28	V
		Sleep Mode	5.5		28	V
UV_{SUPR}	Under voltage V_{SUP} threshold	Ramp Up	4.7		5.3	V
UV_{SUPF}	Under voltage V_{SUP} threshold	Ramp Down	4		4.6	V
U_{VHYS}	Delta hysteresis voltage for V_{SUP} under voltage threshold			0.70		V
V_{nPORR}	V_{SUP} power on reset release rising threshold	Ramp Up	3.5		4.2	V
V_{nPORF}	V_{SUP} power on reset falling threshold	Ramp down	2.0		3	V
I_{SUP}	Transceiver and LDO supply current	Transceiver normal mode dominant plus LDO output; where LDO load current is 125 mA			135	mA
$I_{\text{SUPTRXDOM}}$	Supply current	Normal Mode: EN = V_{CC} (Pin control mode otherwise SPI enabled), bus dominant: total bus load where $R_{\text{LIN}} \geq 500\ \Omega$ and $C_{\text{LIN}} \leq 10\ \text{nF}$, LDO = no load		2.3	5.2	mA
		Standby Mode: EN = 0 V (Pin control mode otherwise SPI disabled), bus dominant: total bus load where $R_{\text{LIN}} \geq 500\ \Omega$ and $C_{\text{LIN}} \leq 10\ \text{nF}$, LDO = no load		1	1.9	mA
$I_{\text{SUPTRXREC}}$	Normal mode recessive supply current	Normal Mode: EN = V_{CC} , Bus recessive: LIN = V_{SUP} , LDO = no load		0.9	1.3	mA
$I_{\text{SUPTRXREC}}$	Standby mode recessive supply current	Standby Mode: EN = 0 V (Pin control mode otherwise SPI disabled), LIN = recessive = V_{SUP} , LDO = no load		210	275	μA
$I_{\text{SUPTRXSPL}}$	Sleep mode supply current	5.5 V < $V_{\text{SUP}} \leq 14\text{ V}$, LIN = V_{SUP} , WAKE = GND, EN = 0 V (Pin control mode otherwise SPI disabled), TXD and RXD floating, LDO = no load		20	32	μA
		14 V < $V_{\text{SUP}} \leq 28\text{ V}$, LIN = V_{SUP} , WAKE = GND, EN = 0 V (Pin control mode otherwise SPI disabled), TXD and RXD floating, LDO = no load		25	36	μA
I_{SUPHSS}	High side switch current - no load	Additional standby mode current from high side switch, no load.			110	μA
$I_{\text{SUPWKRQ_INH}}$	WKRQ/INH current due to pull-down	Additional standby mode current due to the pull-down resistor on the WKRQ/INH pin to determine pin function, 100 k Ω for WKRQ or 1 M Ω for INH.			95	μA
Regulated Output V_{CC}						
V_{CC}	Regulated output	$V_{\text{SUP}} = 5.5\text{ to }28\text{ V}$, $I_{\text{CC}} = 1\text{ to }125\text{ mA}$	-2		2	%
$\Delta V_{\text{CC}(\text{AVSUP})}$	Line regulation	$V_{\text{SUP}} = 5.5\text{ to }28\text{ V}$, ΔV_{CC} , $I_{\text{CC}} = 10\text{ mA}$			50	mV
$\Delta V_{\text{CC}(\text{AVSUPL})}$	Load regulation	$I_{\text{CC}} = 1\text{ to }125\text{ mA}$, $V_{\text{SUP}} = 14\text{ V}$, ΔV_{CC}			50	mV
V_{DROP1}	Dropout voltage (5 V LDO output)	$V_{\text{SUP}} - V_{\text{CC}}$, $I_{\text{CC}} = 15\text{ mA}$		100	150	mV
V_{DROP2}	Dropout voltage (5 V LDO output)	$V_{\text{SUP}} - V_{\text{CC}}$, $I_{\text{CC}} = 125\text{ mA}$		550	650	mV
V_{SC}	V_{CC} short circuit threshold to enter sleep mode	$V_{\text{SUP}} \geq V_{\text{POR}}$		2	2.5	V
UV_{CC5R}	Under voltage 5 V V_{CC} threshold	Ramp Up		4.7	4.9	V
UV_{CC5F}	Under voltage 5 V V_{CC} threshold	Ramp Down	4.1	4.45		V
UV_{CC33R}	Under voltage 3.3 V V_{CC} threshold	Ramp Up		2.9	3.1	V
UV_{CC33F}	Under voltage 3.3 V V_{CC} threshold	Ramp Down	2.5	2.75		V

6.6 Power Supply Characteristics (continued)

parameters valid over $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$ range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OV _{CC5R}	Over voltage 5 V VCC threshold ⁽¹⁾	Ramp Up		5.6	6.0	V
OV _{CC5F}	Over voltage 5 V VCC threshold ⁽¹⁾	Ramp Down	5.28	5.5		V
OV _{CC33R}	Over voltage 3.3 V VCC threshold ⁽¹⁾	Ramp Up		3.79	3.98	V
OV _{CC33F}	Over voltage 3.3 V VCC threshold ⁽¹⁾	Ramp Down	3.58	3.73		V
I _{CCOUT}	Output current	V _{CC} in regulation with 12 V V _{SUP}	0		125	mA
I _{CCOUTL}	Output current limit	V _{CC} short to ground			275	mA
PSRR	Power supply rejection ripple rejection ⁽¹⁾	V _{RIP} = 0.5 V _{PP} , Load = 10 mA, f = 100 Hz, CO = 10 μF, V _{SUP} = 12 V and ambient temperature = 27 °C		60		dB
T _{SDR}	Thermal shutdown temperature ⁽¹⁾	Internal junction temperature; rising	160		185	°C
T _{SDF}	Thermal shutdown temperature ⁽¹⁾	Internal junction temperature; falling	150		170	°C
T _{SDHYS}	Thermal shutdown hysteresis ⁽¹⁾	V _{SUP} = 12 V		15		°C

(1) Specified by design

(2) Normal Mode: Ramp V_{SUP} while LIN signal is a 10 kHz square wave with 50 % duty cycle and 18 V swing.

6.7 Electrical Characteristics

parameters valid over $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$ range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
RXD Output Terminal						
V _{OH}	High level output voltage	I _O = -2 mA, V _{CC} = Active	0.8			V _{CC}
V _{OL}	Low level output voltage	I _O = 2 mA, V _{CC} = Active			0.2	V _{CC}
I _{LKG(OFF)}	Unpowered leakage current	Outputs = 5.25/3.465 V, V _{CC} = V _{SUP} = 0 V	-1		1	μA
TXD Input Terminal						
V _{IL}	Low level input voltage		-0.3		0.8	V
V _{IH}	High level input voltage		2		5.5	V
I _{IH}	High level input leakage current	TXD = V _{IH}	-5	0	5	μA
R _{TXD}	Internal pull-up resistor value		125	350	800	kΩ
LIN Terminal (Referenced to V_{SUP})						
V _{OH}	HIGH level output voltage ⁽⁶⁾	LIN recessive, TXD = high, I _O = 0 mA, V _{SUP} = 5.5 V to 28 V	0.85			V _{SUP}
V _{OL}	LOW level output voltage ⁽⁶⁾	LIN dominant, TXD = low, V _{SUP} = 5.5 V to 28 V			0.2	V _{SUP}
V _{SUP_NON_OP}	V _{SUP} where impact of recessive LIN bus < 5% (ISO/DIS 17987 Param 11)	TXD & RXD open V _{LIN} = 5.5 V to 45 V	-0.3		45	V
I _{BUS_LIM}	Limiting current (ISO/DIS 17987 Param 12)	TXD = 0 V, V _{LIN} = 28 V, R _{MEAS} = 440 Ω, V _{SUP} = 28 V, V _{BUSdom} ≤ 0.251 * V _{SUP}	40	90	200	mA
I _{BUS_PAS_dom}	Receiver leakage current, dominant (ISO/DIS 17987 Param 13)	V _{LIN} = 0 V, V _{SUP} = 12 V Driver off/recessive	-1			mA
I _{BUS_PAS_rec1}	Receiver leakage current, recessive (ISO/DIS 17987 Param 14)	V _{LIN} ≥ V _{SUP} , 5.5 V ≤ V _{SUP} ≤ 28 V Driver off			20	μA
I _{BUS_PAS_rec2}	Receiver leakage current, recessive (ISO/DIS 17987 Param 14)	V _{LIN} = V _{SUP} , Driver off	-5		5	μA
I _{BUS_NO_GND}	Leakage current, loss of ground (ISO/DIS 17987 Param 15)	GND = V _{SUP} , V _{SUP} = 12 V, 0 V ≤ V _{LIN} ≤ 28 V	-1		1	mA
I _{BUS_NO_BAT}	Leakage current, loss of supply (ISO/DIS 17987 Param 16)	0 V ≤ V _{LIN} ≤ 28 V, V _{SUP} = GND			10	μA
V _{BUSdom}	Low level input voltage (ISO/DIS 17987 Param 17)	LIN dominant (including LIN dominant for wake up); Figure 7-2			0.4	V _{SUP}
V _{BUSrec}	High level input voltage (ISO/DIS 17987 Param 18)	LIN recessive; Figure 7-2	0.6			V _{SUP}
V _{BUS_CNT}	Receiver center threshold (ISO/DIS 17987 Param 19)	V _{BUS_CNT} = (V _{IL} + V _{IH})/2; Figure 7-2	0.475	0.5	0.525	V _{SUP}

6.7 Electrical Characteristics (continued)

 parameters valid over $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$ range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{HYS}	Hysteresis voltage (ISO/DIS 17987 Param 20) ⁽⁷⁾ (8)	$V_{HYS} = (V_{IL} - V_{IH})$; Figure 7-2			0.175	V_{SUP}
V_{SERIAL_DIODE}	Serial diode LIN term pull-up path (ISO/DIS 17987 Param 21)	By design and characterization	0.4	0.7	1.0	V
R_{LIN}	Internal pull-up resistor to V_{SUP} on LIN (ISO/DIS 17987 Param 26)	Normal and Standby modes	20	45	60	k Ω
I_{RSLEEP}	Pull-up current source to V_{SUP}	Sleep mode, $V_{SUP} = 12\text{ V}$, LIN = GND	-20		-2	μA
$C_{LIN,PIN}$	Capacitance of the LIN pin	By design and characterization			25	pF
EN Input Terminal						
V_{IH}	High level input voltage		2		5.5	V
V_{IL}	Low level input voltage				0.8	V
V_{HYS}	Hysteresis voltage	By design and characterization	30		500	mV
I_{IL}	Low level input current	EN = Low	-8		8	μA
R_{EN}	Internal pull-down resistor		125	350	800	k Ω
LIMP Output Terminal (High Voltage Open-drain Output)						
ΔV_H	Hi-level voltage drop for LIMP with respect to V_{SUP}	$I_{LIMP} = -60\text{ mA}$		0.42	1.2	V
R_{dson}	LIMP output drain-to-source on resistance	$I_O = -60\text{ mA}$		7	20	Ω
$I_{LKG(LIMP)}$	Leakage current	LIMP = 0 V, Sleep Mode	-1		1	μA
HSS, INH high voltage open drain output pin						
V_{DET_INH}	Voltage on INH/WKRQ pin during t_{DET_INH} time	$V_{SUP} = 14\text{ V}$			1.5	V
ΔV_{HINH}	Hi-level voltage drop for INH with respect to V_{SUP}	$I_{INH} = -6\text{ mA}$		0.5	1	V
ΔV_{HHSS}	Hi-level voltage drop for HSS with respect to V_{SUP}	$I_{HSS} = -60\text{ mA}$		0.42	1.2	V
R_{dson}	HSS output drain-to-source on resistance	$I_O = -60\text{ mA}$		7	17	Ω
$I_{O(HSS)}$	Output current support	$V_{SUP} = 14\text{ V}$,		60	100	mA
$I_{OC(HSS)}$	HSS overcurrent limit	$V_{SUP} = 14\text{ V}$	150		300	mA
$I_{OL(HSS)}$	HSS open load current	$V_{SUP} = 14\text{ V}$	-2.5			mA
$I_{OLHYS(HSS)}$	HSS open load current hysteresis	$V_{SUP} = 14\text{ V}$	0.05	0.45	1	mA
I_{lkg}	Leakage current	INH, HSS = 0 V, Sleep Mode	-1		1	μA
$t_{R/F}$	Output rise and fall times (HSS)	$5.5\text{ V} \leq V_{SUP} \leq 28\text{ V}$, $I_{LOAD} = 60\text{ mA}$, $R_L = 220\ \Omega$, 80%/20%	0.6		2.5	V/ μs
t_{HSS_on}	Switching on delay (HSS) from SPI command to on	$V_{SUP} = 14\text{ V}$, $I_{LOAD} = 60\text{ mA}$, $V_{OUT} = 80\%$ of V_{SUP}			60	μs
t_{HSS_off}	Switching off delay (HSS) from SPI command to off	$V_{SUP} = 14\text{ V}$, $I_{LOAD} = 60\text{ mA}$, $V_{OUT} = 20\%$ of V_{SUP}			140	μs
t_{OCFLTR}	HSS overcurrent filter time	$V_{SUP} = 14\text{ V}$		16		μs
t_{OLFLTR}	HSS open load filter time	$V_{SUP} = 14\text{ V}$		64		μs
t_{OCOFF}	HSS overcurrent shut off time	$I_{O(HSS)} > I_{OC(HSS)}$	200		300	μs
WAKE Input Terminal						
V_{IH}	High-level input voltage	Sleep or Standby Mode, WAKE pin enabled	4			V
V_{IL}	Low-level input voltage	Sleep or Standby Mode, WAKE pin enabled			2	V
I_{IL}	High-level input leakage current	WAKE = 1 V		15	25	μA
t_{WAKE}	Wake up hold time from a wake edge on WAKE in standby or sleep mode for static sensing..	See Figure 8-44 and Figure 8-45	140			μs
$t_{WAKE_INVALID}$	WAKE pin pulses shorter than this will be filtered out in standby or sleep mode for static and cyclic sensing.	See Figure 8-44 and Figure 8-45			10	μs
WDI, SDI, CLK, nCS Input Terminal						
V_{IH}	High-level input voltage		2.19			V
V_{IL}	Low-level input voltage				0.8	V
I_{IH}	High-level input leakage current	Inputs = V_{CC}	-1		1	μA
I_{IL}	Low-level input leakage current	Inputs = 0 V, $V_{CC} = \text{Active}$	-50		-5	μA

6.7 Electrical Characteristics (continued)

parameters valid over $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$ range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C_{IN}	Input Capacitance	4 MHz		10	15	pF
$I_{LKG(OFF)}$	Unpowered leakage current	Inputs = 5.25/3.465 V, $V_{CC} = V_{SUP} = 0$ V	-1		1	μA
R_{WDI_SDIpu}	Internal pull-up resistor on WDI/SDI pin		100	240	400	k Ω
R_{CLKpu}	Internal pull-up resistor on WDT/CLK pin	SPI control only for CLK	100	240	400	k Ω
R_{nCSpu}	Internal pull-up resistor on PIN/nCS pin	SPI control only for nCS	100	240	400	k Ω
WDT Input Terminal						
V_{IH}	High-level input voltage	Inputs = V_{CC}	0.8			V_{CC}
V_{IL}	Low-level input voltage	Inputs = V_{CC}			0.2	V_{CC}
$V_{IM(WDT)}$	WDT Mid-level input voltage ⁽¹⁾	Inputs = V_{CC}	0.4	0.5	0.6	V_{CC}
I_{IH}	High-level input leakage current	Inputs = V_{CC}	2.5		25	μA
I_{IL}	Low-level input leakage current	Inputs = 0 V, $V_{CC} = \text{Active}$	-25		-2.5	μA
$I_{LKG(OFF)}$	Unpowered leakage current	Inputs = 5.25/3.465 V, $V_{CC} = V_{SUP} = 0$ V	-3		3	μA
SDO Output Terminal						
V_{OH}	High level output voltage	$I_O = -2$ mA, $V_{CC} = \text{Active}$	0.8			V_{CC}
V_{OL}	Low level output voltage	$I_O = 2$ mA, $V_{CC} = \text{Active}$			0.2	V_{CC}
$I_{LKG(OFF)}$	Unpowered leakage current	Outputs = 5.25/3.465 V, $V_{CC} = V_{SUP} = 0$ V	-1		1	μA
nRST Terminal; input/output reset (Open-drain)						
I_{LKG}	Leakage current, high-level	LIN = V_{SUP} , nRST = V_{CC}	-5		5	μA
V_{OL}	Low-level output voltage	Based upon external pull up to V_{CC}			0.2	V_{CC}
I_{OL}	Low-level output current, open drain	LIN = 0 V, nRST = 0.4 V	1.5			mA
$V_{th(sw)}$	Switching threshold voltage		0.25		0.75	V_{CC}
R_{PU}	Pull-up resistance		30	45	65	k Ω
nINT, nWDR, WKRQ Terminal						
V_{OH}	High level output voltage	$I_O = -2$ mA, $V_{CC} = \text{Active}$	0.8			V_{CC}
V_{OL}	Low-level output voltage	$I_O = 2$ mA, $V_{CC} = \text{Active}$			0.2	V_{CC}
$I_{LKG(OFF)}$	Unpowered leakage current (nINT and nWDR pins)	Outputs = 5.25/3.465 V, $V_{CC} = V_{SUP} = 0$ V	-1		1	μA
HSSC						
V_{IH}	High-level input voltage		2		5.5	V
V_{IL}	Low-level input voltage				0.8	V
I_{IL}	Low-level input current	$V_{IN} = 0$ V	-1		1	μA
R_{HSSC}	Pull-down resistor		150	350	800	k Ω
f_{sw}	Switching frequency	$V_{HSS} = 14$ V, $I_{O(HSS)} = 60$ mA			400	Hz
WDI, WDT TIMING and SWITCHING CHARACTERISTIC (RL = 1 MΩ, CL = 50 pF and T_A = -40°C to 125°C)						
t_W	WDI pulse width; see Figure 7-8	Filter time to avoid false input	30			μs
t_{WINDOW}	Closed Window + Open Window; See Figure 7-8	WDT = GND	32	40	48	ms
		WDT = V_{CC}	480	600	720	ms
		WDT = Floating	4.8	6	7.2	s
t_{WDOUT}	Watchdog timeout window (Open Window); See Figure 7-8	WDT = GND	16	20	24	ms
		WDT = V_{CC}	240	300	360	ms
		WDT = Floating	2.4	3	3.6	s
t_{PHL}	Propagation delay time high to low level output (V_{CC} to nWDR delay)	$V_{CC} = \text{Active}$		40	65	μs
DIV_ON						
V_{IH}	High-level input voltage		2		5.5	V
V_{IL}	Low-level input voltage				0.8	V
I_{IL}	Low-level input current	$V_{DIV_ON} = 0$ V	-1		1	μA
R_{DIV_ON}	Pull-down resistor		150	370	800	k Ω
PV						

6.7 Electrical Characteristics (continued)

 parameters valid over $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$ range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ratio	Divider ratio 5 V VCC	$V_{\text{BAT}} = 5.5 \text{ V to } 28 \text{ V}$		1:7		
Ratio	Divider ratio 3.3 V VCC	$V_{\text{BAT}} = 5.5 \text{ V to } 20 \text{ V}$		1:9		
ERR	Divider ratio error ⁽²⁾	$V_{\text{BAT}} = 5.5 \text{ V to } 28 \text{ V}$	-2		2	%
T _{drift}	Divider ratio temperature drift ^{(2) (3)}	$V_{\text{BAT}} = 5.5 \text{ V to } 28 \text{ V}$		3		ppm/°C
V _{BATLIN5}	Linear voltage range for V _{BAT} for 5 V LDO ⁽⁴⁾	$R_{\text{LOAD}} = 470 \Omega \pm 5\%$ and $C_{\text{LOAD}} = 10 \text{ nF} \pm 10\%$; When capacitive load only $20 \text{ pF} \pm 20\%$, $5.5 \text{ V} \leq V_{\text{BAT}} \leq 28 \text{ V}$	0.735		4.05	V
V _{BATLIN3}	Linear voltage range for V _{BAT} for 3.3 V LDO and when I/O is 3.3 V with 5 V LDO ⁽⁵⁾	$R_{\text{LOAD}} = 470 \Omega \pm 5\%$ and $C_{\text{LOAD}} = 10 \text{ nF} \pm 10\%$; When capacitive load only $20 \text{ pF} \pm 20\%$, $5.5 \text{ V} \leq V_{\text{BAT}} \leq 20 \text{ V}$	0.561		2.27	V
V _{MAX5V}	Maximum V _{PVOUT}	$28 \text{ V} < V_{\text{BAT}} \leq 42 \text{ V}$, $470 \Omega \pm 5\%$ and $C_{\text{LOAD}} = 10 \text{ nF} \pm 10\%$; When capacitive load only $20 \text{ pF} \pm 20\%$			5.1	V
V _{MAX3.3V}	Maximum V _{PVOUT} for 3.3 V LDO and when I/O is 3.3 V with 5 V LDO	$20 \text{ V} < V_{\text{BAT}} \leq 42 \text{ V}$, $470 \Omega \pm 5\%$ and $C_{\text{LOAD}} = 10 \text{ nF} \pm 10\%$; When capacitive load only $20 \text{ pF} \pm 20\%$			3.36	V
V _{VCC5V_VIO3V}	Voltage when VCC = 5 V and I/O is at 3.3 V	$R_{\text{LOAD}} = 470 \Omega \pm 5\%$ and $C_{\text{LOAD}} = 10 \text{ nF} \pm 10\%$; When capacitive load only $20 \text{ pF} \pm 20\%$ and I/O voltage is $\leq 3.6 \text{ V}$			3.36	V
C _{PIN}	Pin capacitance			2		pF
t _{SET}	Settling time of the buffer	$470 \Omega \pm 5\%$ and $C_{\text{LOAD}} = 10 \text{ nF} \pm 10\%$; When capacitive load only $20 \text{ pF} \pm 20\%$			50	μs
Duty Cycle Characteristics						
D1	Duty Cycle 1 (ISO/DIS 17987 Param 27 and J2602 Normal battery) ^{(9) (10)}	$TH_{\text{REC(MAX)}} = 0.744 \times V_{\text{SUP}}$, $TH_{\text{DOM(MAX)}} = 0.581 \times V_{\text{SUP}}$, $V_{\text{SUP}} = 7 \text{ V to } 18 \text{ V}$, $t_{\text{BIT}} = 50/52 \mu\text{s}$, $D1 = t_{\text{BUS_rec(min)}} / (2 \times t_{\text{BIT}})$ (See Figure 7-3, Figure 7-4)	0.396			
D2	Duty Cycle 2 (ISO/DIS 17987 Param 28 and J2602 Normal battery) ^{(9) (10)}	$TH_{\text{REC(MIN)}} = 0.422 \times V_{\text{SUP}}$, $TH_{\text{DOM(MIN)}} = 0.284 \times V_{\text{SUP}}$, $V_{\text{SUP}} = 7.6 \text{ V to } 18 \text{ V}$, $t_{\text{BIT}} = 50/52 \mu\text{s}$, $D2 = t_{\text{BUS_rec(MAX)}} / (2 \times t_{\text{BIT}})$ (See Figure 7-3, Figure 7-4)			0.581	
D3	Duty Cycle 3 (ISO/DIS 17987 Param 29 and J2602 Normal battery) ^{(9) (10)}	$TH_{\text{REC(MAX)}} = 0.778 \times V_{\text{SUP}}$, $TH_{\text{DOM(MAX)}} = 0.616 \times V_{\text{SUP}}$, $V_{\text{SUP}} = 7.0 \text{ V to } 18 \text{ V}$, $t_{\text{BIT}} = 96 \mu\text{s}$, $D3 = t_{\text{BUS_rec(min)}} / (2 \times t_{\text{BIT}})$ (See Figure 7-3, Figure 7-4)	0.417			
D4	Duty Cycle 4 (ISO/DIS 17987 Param 30 and J2602 Normal battery) ^{(9) (10)}	$TH_{\text{REC(MIN)}} = 0.389 \times V_{\text{SUP}}$, $TH_{\text{DOM(MIN)}} = 0.251 \times V_{\text{SUP}}$, $V_{\text{SUP}} = 7.6 \text{ V to } 18 \text{ V}$, $t_{\text{BIT}} = 96 \mu\text{s}$, $D4 = t_{\text{BUS_rec(MAX)}} / (2 \times t_{\text{BIT}})$ (See Figure 7-3, Figure 7-4)			0.59	
D1 _{LB}	Duty Cycle 1 J2602 Low battery ^{(10) (11)}	$TH_{\text{REC(MAX)}} = 0.665 \times V_{\text{SUP}}$, $TH_{\text{DOM(MAX)}} = 0.499 \times V_{\text{SUP}}$, $V_{\text{SUP}} = 5.5 \text{ V to } 7 \text{ V}$, $t_{\text{BIT}} = 50/52 \mu\text{s}$, $D1 = t_{\text{BUS_rec(min)}} / (2 \times t_{\text{BIT}})$ (See Figure 7-3, Figure 7-4)	0.396			
D2 _{LB}	Duty Cycle 2 J2602 Low battery ^{(10) (11)}	$TH_{\text{REC(MIN)}} = 0.496 \times V_{\text{SUP}}$, $TH_{\text{DOM(MIN)}} = 0.361 \times V_{\text{SUP}}$, $V_{\text{SUP}} = 6.1 \text{ V to } 7.6 \text{ V}$, $t_{\text{BIT}} = 50/52 \mu\text{s}$, $D2 = t_{\text{BUS_rec(MAX)}} / (2 \times t_{\text{BIT}})$ (See Figure 7-3, Figure 7-4)			0.581	
D3 _{LB}	Duty Cycle 3 J2602 Low battery ^{(10) (11)}	$TH_{\text{REC(MAX)}} = 0.665 \times V_{\text{SUP}}$, $TH_{\text{DOM(MAX)}} = 0.499 \times V_{\text{SUP}}$, $V_{\text{SUP}} = 5.5 \text{ V to } 7 \text{ V}$, $t_{\text{BIT}} = 96 \mu\text{s}$, $D1 = t_{\text{BUS_rec(min)}} / (2 \times t_{\text{BIT}})$ (See Figure 7-3, Figure 7-4)	0.417			
D4 _{LB}	Duty Cycle 4 J2602 Low battery ^{(10) (11)}	$TH_{\text{REC(MIN)}} = 0.496 \times V_{\text{SUP}}$, $TH_{\text{DOM(MIN)}} = 0.361 \times V_{\text{SUP}}$, $V_{\text{SUP}} = 6.1 \text{ V to } 7.6 \text{ V}$, $t_{\text{BIT}} = 96 \mu\text{s}$, $D2 = t_{\text{BUS_rec(MAX)}} / (2 \times t_{\text{BIT}})$ (See Figure 7-3, Figure 7-4)			0.59	

 (1) This is the measured voltage at the WDT pin when left floating. The WDT pin should be connected directly to V_{CC}, GND or left floating.

(2) Specified by design

 (3) PV resistor divider ratio and T_{drift} are valid in linear range of PV buffer. If V_{BAT} is 42 V, the PV output is clamped at V_{MAX}

 (4) $V_{\text{BATLIN5}} = [(1/7) \times V_{\text{BAT}}] \pm 50 \text{ mV}$ for the linear range of the PV buffer

- (5) $V_{BATLIN3} = [(1/9) * V_{BAT}] \pm 50 \text{ mV}$ for the linear range of the PV buffer
- (6) SAE J2602 loads include: commander node: 5.5 nF; 4 kΩ and for a responder node: 5.5 nF; 875 Ω
- (7) V_{HYS} is defined for both ISO 17987 and SAE J2602-1.
- (8) $V_{HYS} = (V_{th_rec} - V_{th_dom})$ where V_{th_rec} and V_{th_dom} are the actual voltage values from V_{BUSrec} and V_{BUSdom}
- (9) ISO 17987 loads include 1 nF; 1 kΩ/ 6.8nF; 660 Ω/ 10 nF; 500 Ω; with t_{BIT} values of 50 μs and 96 μs
- (10) SAE J2602 loads include: commander node: 5.5 nF; 4 kΩ/ 899 pF; 20 kΩ and for a responder node: 5.5 nF; 875 Ω/ 899 pF; 900 Ω; with t_{BIT} values of 52 μs and 96 μs
- (11) ISO 17987 does not have a low battery specification. Using the ISO 17987 loads these low battery duty cycle parameters are covered for t_{BIT} values of 50 μs and 96 μs

6.8 AC Switching Characteristics

parameters valid over $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$ range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Device Switching Characteristics						
t_{rx_pdr} t_{rx_pdf}	Receiver rising/falling propagation delay time (ISO/DIS 17987 Param 31)	$R_{RXD} = 2.4 \text{ k}\Omega$, $C_{RXD} = 20 \text{ pF}$ (See Figure 7-3 , Figure 7-4)			6	μs
t_{rs_sym}	Symmetry of receiver propagation delay time Receiver rising propagation delay time (ISO/DIS 17987 Param 32)	Rising edge with respect to falling edge, ($t_{rx_sym} = t_{rx_pdf} - t_{rx_pdr}$), $R_{RXD} = 2.4 \text{ k}\Omega$, $C_{RXD} = 20 \text{ pF}$ (See Figure 7-3 , Figure 7-4)	-2		2	μs
t_{LINBUS}	LIN wakeup time (minimum dominant time on LIN bus for wakeup)	See Figure 7-6 , Figure 8-11 and Figure 8-12	25	100	150	μs
t_{CLEAR}	Time to clear false wakeup prevention logic if LIN bus had a bus stuck dominant fault (recessive time on LIN bus to clear bus stuck dominant fault)	See Figure 8-12	10		60	μs
t_{TXD_DTO}	Dominant state time out		20	45	80	ms
t_{EN}	Enable pin deglitch time	Time enable pin state change before initiating mode change or sampling TXD pin	3		12	μs
t_{MODE_CHANGE}	Mode change delay time	Time to change from normal mode to sleep mode through EN pin: See Figure 7-5			100	μs
t_{DETECT}	Time to detect Pin vs SPI and I/O voltage level at power up	Time from coming out of UV_{CC} and device determines these states			2	μs
t_{DET_INH}	Time to detect which output INH or WKRQ at power up	Time from coming out of UV_{CC} and device determines these states			20	μs
t_{NOMINT}	Normal mode initialization time	Time for normal mode to initialize and data on RXD pin to be valid, includes t_{MODE_CHANGE} for standby mode to normal mode See Figure 7-5			45	μs
t_{RSTN_act}	Time required for $V_{CC} \geq UV_{CC}$ to leave Restart mode	$V_{CC} \geq UV_{CC}$	1.5	2	2.5	ms
t_{nRSTIN}	Input pulse required on the nRST pin to recognize a device reset.		120			μs
t_{nRST_TOG}	nRST pin output toggle high to low to high time	reg 29h[5] = 0 (default value and pin mode time)	1.5	2	2.5	ms
		reg 29h[5] = 1	10	15	20	ms
t_{INITWD}	Initial long watchdog window time required to trigger first watchdog input trigger when entering Standby mode or Normal mode	WDI input trigger or SPI write command	150		200	ms
t_{INACT_FS}	Timer for inactivity coming out of sleep mode and when coming out of failsafe mode to determine if caused event has been cleared ⁽¹⁾	Default values and can be programmed to different values in SPI control.	4	5	6	min
t_{PWRUP}	Time from V_{SUP} exceeding UV_{SUP} until INH active	$V_{CC} > UV_{CC}$, $INH = V_{SUP}$, V_{CC} load of 50 mA @ 22 μF capacitance			2.2	ms
	Time from V_{SUP} exceeding UV_{SUP} and V_{CC} exceeding UV_{CC} until WKRQ active	$V_{CC} > UV_{CC}$, $WKRQ = V_{CC}$, V_{CC} load of 50 mA @ 22 μF capacitance			2.2	ms
t_{TOGGLE}	RXD pulse width when waking from sleep mode	register 'h12[2] = 1	5		15	μs
t_{UVFLTR}	Undervoltage detection delay time		3		4	ms
t_{VSC}	Short to ground on VCC detection delay time		75	100	125	μs
t_{LDOON}	Time LDO is on to determine if a short circuit event is present after a previous uncleared detection		2		3	ms

6.8 AC Switching Characteristics (continued)

 parameters valid over $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$ range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{\text{MODE_STBY_NOM}}$	Standby to normal mode change time based upon SPI write				70	μs
$t_{\text{MODE_NOM_SLP}}$	SPI write to go to sleep from normal	Time from SPI sleep command where LIN transceiver is off and RXD doesn't reflect the LIN bus			200	μs
$t_{\text{MODE_NOM_STBY}}$	SPI write to go to standby from normal mode				70	μs
$t_{\text{WKRQ_SLP}}$	Time WKRQ turns on after a wake event when device is in sleep mode	Dependent upon LDO turning on and ramp time. Time provided is based upon 1 μs ramp and LDO being at 2 V.	450			μs
$t_{\text{INH_SLP}}$	Time INH turns on after a wake event when device is in sleep mode				210	μs
$t_{\text{INH_NOM_SLP}}$	SPI write to go to sleep from normal mode and INH turns off				70	μs
$t_{\text{WK_WIDTH_MIN}}$	Minimum WAKE pin pulse width (SPI mode only) ⁽²⁾ ⁽³⁾ ⁽⁴⁾	Minimum WAKE Pin pulse width Register 8'h11[3:2] = 00b; See Figure 8-46	10			ms
		Minimum WAKE Pin pulse width Register 8'h11[3:2] = 01b; See Figure 8-46	20			ms
		Minimum WAKE Pin pulse width Register 8'h11[3:2] = 10b; See Figure 8-46	40			ms
		Minimum WAKE Pin pulse width Register 8'h11[3:2] = 11b; See Figure 8-46	80			ms
$t_{\text{WK_WIDTH_INVALID}}$	Maximum Pulse width that is considered invalid (SPI mode only) ⁽²⁾ ⁽³⁾	Maximum WAKE Pin pulse width that is considered invalid Register 8'h11[3:2] = 00b; See Figure 8-46			5	ms
		Maximum WAKE Pin pulse width that is considered invalid Register 8'h11[3:2] = 01b; See Figure 8-46			10	ms
		Maximum WAKE Pin pulse width that is considered invalid Register 8'h11[3:2] = 10b; See Figure 8-46			20	ms
		Maximum WAKE Pin pulse width that is considered invalid Register 8'h11[3:2] = 11b; See Figure 8-46			40	ms
$t_{\text{WK_WIDTH_MAX}}$	Maximum WAKE pin pulse width to be considered valid (SPI mode only) ⁽²⁾	Maximum WAKE Pin pulse window Register 8'h11[1:0] = 00b; See Figure 8-46	750		950	ms
		Maximum WAKE Pin pulse window Register 8'h11[1:0] = 01b; See Figure 8-46	1000		1250	ms
		Maximum WAKE Pin pulse window Register 8'h11[1:0] = 10b; See Figure 8-46	1500		1875	ms
		Maximum WAKE Pin pulse window Register 8'h11[1:0] = 11b; See Figure 8-46	2000		2500	ms
$t_{\text{WK_CYC}}$	Sampling window for cyclic sensing wake; Standby or Sleep mode; see Figure 8-49	Register 8'h12[5] = 0	10	30	40	μs
		Register 8'h12[5] = 1	60	75	90	μs
Fast Mode						
DR	Data Rate	$5.5\text{ V} \leq V_{\text{SUP}} \leq 18\text{ V}$, $R_{\text{LIN}} = 500\ \Omega$ and $C_{\text{LIN}(\text{bus})} = 600\ \text{pF}$			200	kbps
$t_{\text{rx_pdr}}$ $t_{\text{rx_pdf}}$	Receiver rising/falling propagation delay time (ISO/DIS 17987 Param 31)	$R_{\text{RXD}} = 2.4\ \text{k}\Omega$, $C_{\text{RXD}} = 20\ \text{pF}$ (See Figure 7-3 , Figure 7-4)			5	μs
$t_{\text{txr/f}}$	LIN transmitter rise and fall time	$5.5\text{ V} \leq V_{\text{SUP}} \leq 18\text{ V}$, $R_{\text{LIN}} = 500\ \Omega$ and $C_{\text{LIN}(\text{bus})} = 600\ \text{pF}$, 80%/20%			1.5	μs
$t_{\text{FM_CHANGE}}$	Fast mode determination time for entering or leaving	Based upon EN and TXD voltage levels	70	90	110	μs
t_{FMTXD}	TXD pin pulse width to enter fast mode	Pulse must start after t_{EN} and finish before $t_{\text{FM_CHANGE}}$	10		25	μs
SPI Switching Characteristics						
f_{SCK}	SCK, SPI clock frequency ⁽¹⁾				4	MHz

6.8 AC Switching Characteristics (continued)

parameters valid over $-40^{\circ}\text{C} \leq T_J \leq 150^{\circ}\text{C}$ range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{SCK}	SCK, SPI clock period ⁽¹⁾	See Figure 7-7	250			ns
t _{RSCK}	SCK rise time ⁽¹⁾	See Figure 7-7			40	ns
t _{FSCK}	SCK fall time ⁽¹⁾	See Figure 7-7			40	ns
t _{SCKH}	SCK, SPI clock high ⁽¹⁾	See Figure 7-7	125			ns
t _{SCKL}	SCK, SPI clock low ⁽¹⁾	See Figure 7-7	125			ns
t _{ACC}	First read access time from chip select ⁽¹⁾	See Figure 7-7	50			ns
t _{CSS}	Chip select setup time ⁽¹⁾	See Figure 7-7	100			ns
t _{CSH}	Chip select hold time ⁽¹⁾	See Figure 7-7	100			ns
t _{CSD}	Chip select disable time ⁽¹⁾	See Figure 7-7	50			ns
t _{SISU}	Data in setup time ⁽¹⁾	See Figure 7-7	50			ns
t _{SIH}	Data in hold time ⁽¹⁾	See Figure 7-7	50			ns
t _{SOV}	Data out valid ⁽¹⁾	See Figure 7-7			80	ns
t _{RSO}	SO rise time ⁽¹⁾	See Figure 7-7			40	ns
t _{FSO}	SO fall time ⁽¹⁾	See Figure 7-7			40	ns

- (1) Specified by design
- (2) This parameter is valid only when register 11h[7:6] = 11b
- (3) This is the minimum pulse width for a WAKE pin input that device will detect as a good pulse. Values between the min t_{WK_WIDTH_MIN} and max t_{WK_WIDTH_INVALID} is indeterminant and may or may not be considered valid.
- (4) This parameter is set based upon the programmed value for t_{WK_WIDTH_INVALID} register 11h[3:2]

7 Parameter Measurement Information

7.1 Test Circuit: Diagrams and Waveforms




Figure 7-1. RX Response: Operating Voltage Range




Figure 7-2. LIN Bus Input Signal

ADVANCE INFORMATION




Figure 7-3. Definition of Bus Timing




Figure 7-4. Propagation Delay




Figure 7-5. Mode Transitions (Pin Control)

ADVANCE INFORMATION




Figure 7-6. Wakeup through LIN

ADVANCE INFORMATION




Figure 7-7. SPI AC Characteristic for Read and Write




Figure 7-8. Watchdog Window Timing Diagram




Figure 7-9. Normal to Sleep via SPI




Figure 7-10. Normal to Standby via SPI




Figure 7-11. Sleep to Restart to Standby Mode from Wake Event

Note

Throughout the document timing diagrams may have three colors associated to them.

- Red are signals on device pins
- Teal represent the WKRQ pin when configured as WKRQ
- Black will represent either internal signals or an external signal that will impact device behavior

8 Detailed Description

8.1 Overview

The TLIN1431x-Q1 LIN transceiver is a Local Interconnect Network (LIN) physical layer transceiver, compliant to LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A, ISO 17987-4:2016 and SAE J2602:2021 with integrated wake-up and protection features. The LIN bus is a single-wire, bi-directional bus that typically is used in low speed in-vehicle networks with data rates that range up to 20 kbps. The device LIN receiver works up to 100 kbps supporting in-line programming in normal mode. When the device is placed into fast mode, both the transmitter and receiver support up to 200 kbps. The device converts the LIN protocol data stream on the TXD input into a LIN bus signal using a current-limited wave-shaping driver which reduces electromagnetic emissions (EME). The receiver converts the data stream to logic level signals that are sent to the microprocessor through the RXD pin. The LIN bus has two states: dominant state (voltage near ground) and recessive state (voltage near battery). In the recessive state, the LIN bus is pulled high by the internal pull-up resistor (45 k Ω) and a series diode.

Ultra-low current consumption is possible using the sleep mode. The TLIN1431x-Q1 provides three methods to wake up from sleep mode: EN pin, WAKE pin and LIN bus in pin control mode and two in SPI control mode, WAKE pin and LIN bus. The device integrates a low dropout voltage regulator with a wide input from V_{SUP} providing 5 V $\pm 2\%$ or 3.3 V $\pm 2\%$ with up to 125 mA of current depending upon system implementation.

The TLIN1431x-Q1 integrates a windows based watchdog supervisor which has a programmable delay and window ratio determined by pin strapping or SPI communication. The device watchdog is controlled by pin configuration or SPI depending upon the state of pin 7 at power up. At power up, if pin 7 is externally pulled to ground, the device is configured for pin control of the device. If pin 7 is left floating or pulled up to V_{CC} the pin becomes the nCS pin from the processors for SPI communication. If the pin is left floating at power up, the internal pull up configures the device for 3.3 V SPI control. If the processor uses 5 V IO, a 500 k Ω pull up resistor to V_{CC} is used for the 5 V version of the device. This allows the 5 V version of the device to work with both 3.3 V SPI or 5 V SPI. SPI communication is used for device configuration. In pin configuration, nRST is asserted high when V_{CC} increases above UV_{CC} and stays high as long as V_{CC} is above this threshold.

When the watchdog is controlled by the device pins, the state of the WDT pin determines the window time. WDI is used as the watchdog input trigger which is expected in the open window. If a watchdog error event takes place, the nWDR pin goes low to reset the processors. When using SPI writing FFh to register 15h, WD_TRIG, during the open window restarts the watchdog timer. The supervised processor must trigger the WDI pin or WD_TRIG register within the defined window. When using SPI, the nRST pin can become the watchdog event output trigger for the processor if programmed this way, but the nRST function is lost. The watchdog timer has a long initial window when entering standby, normal and fast modes that a watchdog input trigger is expected.

8.2 Functional Block Diagram




Figure 8-1. High Level Block Diagram

ADVANCE INFORMATION




Figure 8-2. Transceiver plus VREG Functional Block Diagram

8.3 Feature Description

8.3.1 LIN (Local Interconnect Network) Bus

This high voltage input or output pin is a single wire LIN bus transmitter and receiver. The LIN pin can survive transient voltages up to 58 V. Reverse currents from the LIN to supply (V_{SUP}) are minimized with blocking diodes, even in the event of a ground shift or loss of supply (V_{SUP}).

8.3.1.1 LIN Transmitter Characteristics

The transmitter meets thresholds and AC parameters according to the LIN specification. The transmitter is a low side transistor with internal current limitation and thermal shutdown. During a thermal shutdown condition, the transmitter is disabled to protect the device. There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for the LIN responder node applications. An external pull-up resistor and series diode to V_{SUP} must be added when the device is used for a commander node application. In fast mode, the transmitter can support 200 kbps data rates.

8.3.1.2 LIN Receiver Characteristics

The receiver characteristic thresholds are ratio-metric with the device supply pin according to the LIN specification.

The receiver is capable of receiving higher data rates (> 100 kbps) than supported by LIN or SAEJ2602 specifications. This allows the TLIN1431x-Q1 to be used for high speed downloads at the end-of-line production or other applications. The actual data rate achievable depends on system time constants (bus capacitance and pull-up resistance) and driver characteristics used in the system. In fast mode the receiver can support 200 kbps.

8.3.1.2.1 Termination

There is an internal pull-up resistor with a serial diode structure to V_{SUP} , so no external pull-up components are required for the LIN responder node applications. An external pull-up resistor (1 kΩ) and a series diode to V_{SUP} must be added when the device is used for commander node applications as per the LIN specification.

Figure 8-3 shows a Commander Node configuration and how the voltage levels are defined




Figure 8-3. Commander Node Configuration with Voltage Levels

8.3.2 TXD (Transmit Input and Output)

TXD is the interface to the node processor LIN protocol controller that is used to control the state of the LIN output. When TXD is low, the LIN output is dominant (near ground). When TXD is high, the LIN output is recessive (near V_{SUP}). See Figure 8-3. The TXD input structure is compatible with processors with 3.3 V and 5 V_I and V_O. TXD has an internal pull-up resistor to an internal voltage rail that either matches the processor I/O voltage rail or the LDO output rail, V_{CC}. The LIN bus is protected from being stuck dominant through a system failure driving TXD low through the dominant state time-out timer. The TXD pin is also used to help determine what mode to enter in pin control mode.

8.3.3 RXD (Receive Output)

RXD is the interface to the processors LIN protocol controller or SCI and UART, which reports the state of the LIN bus voltage. LIN recessive (near V_{SUP}) is represented by a high level on the RXD and LIN dominant (near ground) is represented by a low level on the RXD pin. This device architecture allows the device to be used with 3.3 V and 5 V_{I/O} processors. The RXD pin is a push-pull buffer and as such an external pull-up is not needed. In restart mode, the RXD pin is driven high. When V_{CC} is > UV_{CC} for t_{RSTN_act}, the device automatically transitions to standby mode when RXD is then pulled low to indicate a wake-up request. The RXD pin can be programmed to toggle low or high to indicate a wake up request with a pulse width of t_{TOGGLE}, see Figure 7-6 as an example of this feature.

8.3.4 WAKE (High Voltage Local Wake Up Input)

WAKE pin is used for a high voltage device local wake up (LWU). This function is explained further in [Local Wake Up \(LWU\) via WAKE Terminal](#) section. The pin is both rising and falling edge trigger, meaning it recognizes a LWU on either edge of WAKE pin transition. The pin can be configured to accept a pulse, see Figure 8-46 for timing diagram of this behavior. WAKE pin is also used as part of the cyclic sensing wake, see [Cyclic Sense Wake](#). Registers [WAKE_PIN_CONFIG1 Register \(Address = 11h\) \[reset = 04h\]](#) and [WAKE_PIN_CONFIG2 Register \(Address = 12h\) \[reset = 2h\]](#) provide the various configurations for the WAKE pin.

8.3.5 WDT or CLK (Pin Programmable Watchdog Delay Input or SPI Clock)

When configured for pin control, the WDT or CLK pin becomes the pin programmable watchdog delay input, WDT. This pin sets the upper boundary of the window watchdog. It can be connected to V_{CC}, GND or left floating. When connected directly to V_{CC} or GND or left open, the window frame takes on one of three value ranges: GND – 32 ms to 48 ms, V_{CC} – 480 ms to 720 ms or left open – 4.8 s to 7.2 s. The closed versus open windows are based upon 50%/50%.

When configured for SPI control, the WDT/CLK pin becomes the SPI input clock, CLK. When configured as the CLK pin there is a 240 kΩ pull-up to V_{INT} enabled.

8.3.6 WDI or SDI (Watchdog Timer Input or SPI Serial Data In)

When configured for pin control, the WDI or SDI pin becomes the watchdog timer input trigger, WDI. This resets the timer with either a positive or negative transition from the processor. A filter time of t_W is used to avoid false triggers.

When configured for SPI control, the WDI/SDI pin becomes the SPI serial data input pin, SDI.

8.3.7 PIN or nCS (Pin Watchdog Select or SPI Chip Select)

This pin determines if the TLIN1431x-Q1 watchdog and mode changes are controlled by pin or SPI. At power up, the device monitors this pin and determine which method is to be used. When tied to GND, the device is pin programmable, see [Figure 8-5](#). When connected to a high-Z processor I/O pin or pulled up, the device is set up to support SPI, see [Figure 8-6](#). In SPI control mode, if the LDO is being used to power up circuitry other than the processor a mismatch can take place if using the 5 V version of the device where the processor supports 3.3 V. All I/O in the device are set up to work with a 3.3 V processor but if the 5 V LDO is being used for the processor requiring the I/O to be 5 V then an external resistor pulled up to V_{CC} . This makes the I/O 5 V. See [Figure 8-4](#) to understand the three ways this pin can be connected for the 5 V LDO device.

Note

The behavior of the microprocessor used must be understood if connecting to this pin to control whether the device is to be pin controlled or SPI controlled. There is an internal pull-up that sets the device in SPI control mode. If the processor pin drives low during power up, the device is in pin control mode. To specify pin control mode place an external pull-down resistor to ground.





Figure 8-4. PIN/nCS configuration



When t_{LDOON} times out the device checks the status of V_{CC} to determine if a short or over-voltage is present. V_{CC} may or may not have reach regulation

Figure 8-5. Power up timing diagram for pin 7 connected to ground




Figure 8-6. Power up timing diagram for pin 7 pulled high up

8.3.8 LIMP (Limp Home output – High Voltage Open Drain Output)

The default configuration for the LIMP pin is used for the limp home function. When in the LIMP configuration, the pin is connected to external circuitry for a limp home function due to various fault conditions explained in the device functional mode sections. The LIMP pin can be configured as other functions in SPI control mode, but only performs the limp home function in Pin control mode.

8.3.8.1 LIMP in Pin Control Mode

In Pin control mode, LIMP is the only function the LIMP pin can perform. All faults that cause the device to enter fail-safe mode, the LIMP pin turns on to provide the limp home function. To exit fail-safe mode, a wake event must take place and the fault condition is cleared. As a valid WD input trigger is the only way to clear a WD failure, a wake event causes the device to leave fail-safe mode and enter restart mode without the fault being cleared. The LIMP pin is still on until the device transitions to standby mode and three correct watchdog input events take place thus turning off the LIMP pin. If this first event is missed, the device enters fail-safe.

8.3.8.2 LIMP in SPI Control Mode

In SPI control mode, the LIMP pin defaults to the limp home function. When fail-safe mode is enabled (default on) the pin behaves the same as stated in Pin control mode with the exception of every watchdog error causing a reset. Programming register 8'h1A[3:2], LIMP_SEL_RESET, determines the condition for the LIMP pin to turn off. The three modes that the LIMP pin changes state is normal, fail-safe and standby mode. When in normal and standby mode the LIMP pin is off unless there is a watchdog failure event, which turns on the LIMP pin. When entering these two modes, there is an initial long window requiring a watchdog input trigger. This is treated as a WD failure and LIMP pin turns on if the window is missed. Any event that causes the device to enter fail-safe mode also turns on the LIMP pin. LIMP is turned off once the device enters standby mode from fail-safe mode except for a watchdog error as described previously. When fail-safe mode is disabled, a WD input failure causes the LIMP pin to turn on, and the device to enter restart mode.

If the LIMP function is not needed, this pin can be configured to support either a high side switch in SPI mode by using register 8'h1B[7:6] = 01b or to the INH function by setting register 8'h1B[7:6] = 10b. When configured as a high side switch, the pin can support the same load as the HSS pin, but does not have the open load and over current detection features. When used as a high side switch, timing control is configurable using on/off, PWM or timer based. When using PWM, PWM1 or PWM2 can be assigned. When using the timer, timer1 or timer2 and be assigned.

8.3.9 nWDR/SDO (Watchdog Timeout Reset Output/SPI Serial Data Out)

When configured for pin control, the nWDR/SDO pin becomes the watchdog reset output pin, nWDR. When the watchdog times out, this pin goes low for time of 15 ms and then release back to V_{CC} .

When configured for SPI control, the nWDR/SDO pin becomes the SPI serial data output pin, SDO.

8.3.10 HSS (High-side Switch)

This pin supports a high-side switch supporting up to a 100 mA load with 60 mA being typical with a 14 V V_{SUP} . The switch supports open load detection and over current detection. When a over current is detected, there is a filter time, t_{OCFLTR} , to determine if over current is valid. If valid there is a shut off time, t_{COFF} , time for the HSS to shut off. In SPI mode, it can be programmed to support a 200 Hz or 400 Hz 10-bit PWM. PWM1 or PWM2 can be assigned to the HSS. The HSS can be configured to use one of two timers that allows it to work with the WAKE pin. This supports cyclic sensing for sleep mode thus reducing sleep mode current. In pin mode this pin is controlled by the HSSC pin.

Note

- For resistive loads, an external capacitor to ground in not required.
- For inductive loads, an external 100 nF capacitor to ground is needed.
- When using the 10-bit PWM with the HSS or LIMP configured as a HSS, it is possible to select values that are unrealizable due to the on and off times of the switch. An example of this would be 00 0000 0001b

8.3.11 HSSC or FSO (High-side Switch Control or Function Output)

In pin control mode, this pin is the high-side switch control pin. When in SPI control mode, the pin becomes a function output pin that can be selected from register 8'h29[3:1]. In SPI mode this pin can be switched back to HSSC input by using register 8'h1E[6:4] = 101b.

8.3.12 WKRQ or INH (Wake Request or Inhibit)

Upon power up, the state of this pin determines if it is WKRQ or INH. When externally pulled low with a 100 k Ω resistor, the WKRQ function is enabled which is an active high, digital output supporting the internal voltage rail (V_{INT}) or V_{CC} as described in [PIN](#) or [nCS \(Pin Watchdog Select or SPI Chip Select\)](#). When left floating or pulled low by a 1 M Ω resistor, this pin becomes the high voltage output which is used to support the enable pin of a power device. If a capacitor to ground is used off of this pin, it must be less than or equal to 50 pF. When WKRQ is selected, the pin behavior is based off of the LDO, so any event that causes the LDO to be turned off will turn off the WKRQ pin.




Figure 8-7. WKRQ or INH Pin Select

8.3.13 PV

This output pin is the divided down value from V_{BAT} . The output is buffered to keep the output from exceeding the specified values when V_{BAT} exceeds the recommended value. It is connected directly to the ADC of the microcontroller. It is connected by either an RC network or with just a capacitor to GND, see Figure 8-8. It is switched on when a high is present on the DIV_ON pin. When off, the PV pin is in a high-Z state.




Figure 8-8. PV Connections to MCU

8.3.14 DIV_ON

This is a low voltage input pin used to enable the voltage divider PV output. This is an active high pin and is disabled in certain modes of operation.

8.3.15 V_{BAT} (Battery Voltage)

This pin is connected to the battery input prior to the reverse blocking diode. This pin is used in conjunction with the PV and DIV_ON pins.

8.3.16 V_{SUP} (Supply Voltage)

V_{SUP} is the power supply pin. V_{SUP} is connected to the battery through an external reverse battery-blocking diode (see Figure 8-3). The V_{SUP} pin is a high-voltage-tolerant pin. Decoupling capacitors with a value of 100 nF is recommended to be connected close to this pin to better the transient performance. If there is a loss of power at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied). When V_{SUP} drops low enough the regulated output drops out of regulation. The LIN bus works with a V_{SUP} as low as 5.5 V, but at a lower voltage, the performance

is indeterminate and not ensured. If V_{SUP} voltage level drops enough, it triggers the UV_{SUP} , and if it keeps dropping, at some point it passes the POR threshold.

8.3.17 GND (Ground)

GND is the device ground connection. The device can operate with a ground shift as long as the ground shift does not reduce the V_{SUP} below the minimum operating voltage. If there is a loss of ground at the ECU level, the device has extremely low leakage from the LIN pin, which does not load the bus down. This is optimal for LIN systems in which some of the nodes are unpowered (ignition supplied) while the rest of the network remains powered (battery supplied).

8.3.18 EN or nINT (Enable Input or Interrupt Output in SPI Mode)

When configured as pin control, this pin becomes the transceiver enable control, EN. EN controls the operational modes of the device. When EN is high, the device can enter normal or fast operating modes allowing a transmission path from TXD to LIN and from LIN to RXD. When EN is low, the device can enter standby or sleep mode depending upon the state of the TXD pin. The device can enter normal mode only after wake up. EN has an internal pull-down resistor to ensure the device remains in low power mode even if EN floats. EN should be held low until V_{SUP} reaches the expected system voltage level.

When configured as SPI control, this pin becomes the processor interrupt pin. When the TLIN1431x-Q1 requires the attention of the processor, this pin is pulled low.

8.3.19 nRST (Reset Input and Reset Output)

The nRST pin is a bi-directional open-drain low side driver that serves three functions, a V_{CC} monitor output for under-voltage events, restart mode indicator and a device input reset. The pin is nRST in Pin Control Mode and the defaulted function for SPI mode. This pin is internally pulled up to V_{INT} by a 45 k Ω resistor. V_{INT} represents the TLIN1431-Q1 IO voltage level and may or may not be V_{CC} . It is recommended to use an external 10 k Ω pull-up to the processor IO voltage rail. The pin can determine when an input pulse of t_{nRSTIN} is applied causing the device to enter restart mode. When an under-voltage event takes place, the nRST is latched low after a 30 μ s filter and the device transitions to restart mode, fail-safe mode disabled, or fail-safe mode after the t_{UVFLTR} has expired. When in restart and V_{CC} exceeds the UV_{CCR} threshold, the t_{RSTN_act} timer starts. After this timer times out, the device transitions to standby mode, and the nRST pin is released. If a thermal shutdown event takes place, the signal is pulled to ground. When the device is configured by SPI, the pin can be programmed to become the watchdog output trigger to reset the processor. When the watchdog times out, this signal is pulled low for time of t_{nRST_TOG} and then released back to V_{CC} . If both are needed for SPI configuration it is recommended to add an external circuit off the LIMP pin to serve as the watchdog output trigger to reset the processor. Note the LIMP pin output is a high voltage output based upon V_{SUP} and care must be taken when connecting to a lower voltage device.

8.3.20 V_{CC} (Supply Output)

The V_{CC} terminal is the regulated output based on the required voltage, 3.3 V or 5 V with up to 125 mA from 12 V_{SUP} . This pin is used to power external devices and when using high-k boards and thermal management best practices full capability can be realized. The regulated voltage accuracy is $\pm 2\%$.

When powering up the TLIN1431x-Q1, V_{CC} must be above UV_{CC} and without any faults. V_{CC} is used to determine the state of several pins that establishes several device functions, such as pin control or SPI control. If a fault, such as V_{CCSC} , is present at power up the device cannot determine the state of these pins. Fault needs to be cleared and power up performed again.

8.3.21 V_{BAT} Voltage Divider

The voltage divider is a reverse polarity protected resistor divider connected to V_{BAT} with fast response times. The divider is based upon the LDO value. For 5 V V_{CC} , the ratio is 1:7. For 3.3 V V_{CC} , the ratio is 1:9. The voltage divider is activated by a high on the DIV_ON pin. The divided output voltage is available on the PV pin for the microcontroller to read. See [Table 8-1](#) for the modes that the DIV_ON functionality is enabled and disabled. When VBAT exceeds 28 V for the 5 V LDO and 20 V for the 3.3 V LDO the voltage is clamped to

prevent damage to microcontroller. See [Figure 8-9](#) and [Figure 8-10](#) for the relationship between V_{BAT} and PV output voltage.

Table 8-1. Voltage Divider Functionality Control by Mode

Mode of Operation	DIV_ON	PV Output State
Normal/Fail-Safe/Fast/ Standby	Low	Off
	High	On
Sleep/Pin Init/SPI Init/Restart	Low	Off
	High	Off




Figure 8-9. V_{BAT} vs PV for 5 V




Figure 8-10. V_{BAT} vs PV for 3.3 V

8.3.22 Protection Features

The device has several protection features that are described as follows.

8.3.22.1 Sleep Wake Error (SWE) Timer

The TLIN1431x-Q1 implements a sleep wake error timer, $t_{\text{INACT_FS}}$. The purpose of the SWE timer is to keep the device and the node from being stuck in a high-power state. This timer is used to place the device into fail-safe or sleep mode due to fault conditions. In Pin mode, the SWE timer starts automatically when entering fail-safe and restart modes. A wake event causing the device to move from sleep mode to restart mode and if V_{CC} does not exceed UV_{CC} before the SWE timer times out the device re-enters sleep mode. This happens in either SPI or pin control modes.

In SPI mode, the SWE timer, when enabled, automatically starts when the device enters fail-safe, restart and standby modes. When the device leaves restart mode and enters standby mode, the processor must initiate a SPI transaction before SWE timer times out or the device will enter fail-safe mode if enabled or sleep mode. This timer can be disabled at register 8'h1C[7] = 1. If the SWE timer duration is changed, this is accomplished register 8'h1C[6:3]. It can be changed from default of 5 min to between 30 sec to 10 min. The SWE timer is shown as $t_{\text{INACT_FS}}$

8.3.22.2 TXD Dominant Time Out (DTO)

During normal mode, if TXD is inadvertently driven permanently low by a hardware or software application failure, the LIN bus is protected by the dominant state timeout timer. This timer is triggered by a falling edge on the TXD pin. If the low signal remains on TXD for longer than t_{DST} , the transmitter is disabled, thus allowing the LIN bus to return to recessive state and communication to resume on the bus. The protection is cleared and the t_{DST} timer is reset by a rising edge on TXD. The TXD pin has an internal pull-up to make sure the device fails to a known recessive state if TXD is disconnected. During this fault, the transceiver remains in normal mode (assuming no change of stated request on EN), the RXD pin reflects the LIN bus and the LIN bus pull-up termination remains on. The TLIN1431x-Q1 can turn off this feature when in SPI mode by using register 8'h1D[5] = 1b.

8.3.22.3 Bus Stuck Dominant System Fault: False Wake Up Lockout

The device contains logic to detect bus stuck dominant system faults and prevents the device from waking up falsely during the system fault. Upon entering sleep mode, the device detects the state of the LIN bus. If the bus is dominant, the wake-up logic is locked out until a valid recessive on the bus “clears” the bus stuck dominant, preventing excessive current use. Figure 8-11 and Figure 8-12 show the behavior of this protection.




Figure 8-11. No Bus Fault: Entering Sleep Mode with Bus Recessive Condition and Wake Up




Figure 8-12. Bus Fault: Entering Sleep Mode with Bus Stuck Dominant Fault, Clearing, and Wake Up

8.3.22.4 Thermal Shutdown

The TLIN1431x-Q1 has multiple thermal sensors in the device to monitor the junction temperature of the die. The V_{CC} LDO, LIN transmitter and high side switch/LIMP cells are monitored. Depending upon which cell's junction temperature are exceeded will determine the action taken by the device. Exceeding the maximum junction temperature for the LIN transmitter or LDO will cause the LIN transmitter into the recessive state and turns off the V_{CC} regulator. The nRST pin is pulled to ground during a LIN or V_{CC} LDO TSD event. Once the over temperature fault condition has been removed and the junction temperature has cooled beyond the hysteresis temperature, the transmitter can be re-enabled. Exceeding the max junction temperature of the high side switch or LIMP cells will cause the cells to be turned off.

In pin control mode; a TSD event on the LIN transceiver or V_{CC} LDO causes the device enters a fail-safe mode. Once the TSD fault has been removed and a wake event takes place, the device enters restart mode. If a wake event takes place and the TSD fault has not cleared, the device enters sleep mode immediately. Exceeding the max junction temperature for the high side switch and LIMP high side switch cause the switches to be turned off until junction temperature falls below TSDF.

In SPI mode, there are two interrupts that can be set due to a thermal event. If the LIN transceiver or V_{CC} LDO junction temperature is exceeded, the TSD_VCC_LIN interrupt is set and the device takes the action previously described. If the high side switch or LIMP high side switch max junction temperature is exceeded, the TSD_HSS_LIMP interrupt is set. The device takes the action previously described. In SPI mode, the device defaults to support fail-safe mode. The device enters the fail-safe mode upon an TSD_VCC_LIN event, and LIMP is turned on, see [Figure 8-25](#). Exiting fail-safe mode is the same as when the device is pin controlled. When fail-safe mode is disabled, the device enters sleep mode upon a TSD_VCC_LIN event.

8.3.22.5 Under-voltage on V_{SUP}

The device monitors V_{SUP} for two low voltage thresholds, UV_{SUP} and V_{nPOR} . When V_{SUP} drops below UV_{SUP} and is above V_{nPORF} , the device is in an under-voltage power state. Once V_{SUP} ramps above UV_{SUPR} , the device enters restart mode and turns on the V_{CC} LDO, see [Restart Mode](#). When V_{SUP} drops below V_{nPORF} , the device goes into a power off state. Once V_{SUP} ramps above V_{nPORR} , the device prepares the digital core to wake up. The device waits for V_{SUP} to rise above UV_{SUP} , and then turns on the V_{CC} LDO. Once V_{SUP} and V_{CC} are above their under-voltage level, the device enters Init mode, see [Init Mode](#). The described under-voltage events are also considered brown out events and more information can be found at [Device Brownout information](#)

8.3.22.6 Unpowered Device and LIN Bus

In automotive applications, some LIN nodes in a system can be unpowered (ignition supplied) while others in the network remains powered by the battery. The device has extremely low unpowered leakage current from the bus, so an unpowered node does not affect the network or load it down.

8.3.22.7 Floating Pins

There are internal pull ups and pull downs on critical terminals to place the device into known states if the terminal floats. See [Table 8-2](#) for details on terminal bias conditions.

Table 8-2. Internal Pull-up or Pull-down table

Pin	Pull-up or Pull-down	Typical Value	Comment
TXD	Pull-up	350 kΩ	
WDT/CLK	Pull-up	240 kΩ	When device configured for SPI control, CLK
WDI/SDI	Pull-up	240 kΩ	
PIN/nCS	Pull-up	240 kΩ	When device configure for SPI control, nCS
DIV_ON	Pull-down	370 kΩ	
LIN	Pull-up	45 kΩ	
EN/nINT	Pull-down	350 kΩ	
HSSC/SFO	Pull-down	350 kΩ	
nRST	Pull-up	45 kΩ	

8.3.22.8 V_{CC} Voltage Regulator

The device has an integrated high-voltage input LDO that operates over a 5.5 V to 28 V input voltage range for both 3.3 V and 5 V V_{CC}. The device has an output current capability of 125 mA and support fixed output voltages of 3.3 V (TLIN14313-Q1) or 5 V (TLIN14315-Q1). It features thermal shutdown and short-circuit protection to prevent damage during over-temperature and over current conditions

8.3.22.8.1 Under or Over Voltage and Short Circuit

The V_{CC} pin is the current limited regulated output based supporting an accuracy of ±2%. In the event that the regulator drops out of regulation, the output tracks the input minus a drop based on the load current. When the input voltage drops below the UV_{SUP} threshold, the regulator turns off until the input voltage returns above the UV_{SUPR} level. When 5 V LDO is used, the device uses the voltage regulator during Init mode to determine the WKRQ/INH function, and the IO voltage. The device monitors V_{CC} for under-voltage, over-voltage, short to ground and thermal events. The device control method and whether fail-safe mode is enabled determine the behavior of the of the device for these events. Fail-safe mode is always active when the device is in pin control. The flow charts show two paths, fail-safe mode enabled and disabled. In pin control the fail-safe mode enabled it the correct path, minus the interrupt flag being set. When controlled by SPI both paths are possible.

For an under-voltage event, V_{CC} is less than or equal to UV_{CCF}. After a 30us filter time, the device pulls nRST low and after the t_{UVFLTR} time, the interrupt flag is set and device transitions to restart mode, if fail-safe disabled, or fail-safe mode. When entering either mode, the SWE timer, t_{INACT_FS} starts and for SPI control the mode counter increments. and the appropriate interrupt flags are set. To exit fail-safe mode, the under-voltage has to clear, and a wake event takes place prior to the SWE timer timing out. If the under-voltage event has not cleared when the wake event takes place or if the SWE timer times out, the device enters sleep mode, see [Figure 8-13](#).





Figure 8-13. UV_{CC} flow chart


For an over-voltage event, OV_{CC} , the device turns off the V_{CC} LDO, and transitions to either sleep mode, fail-safe mode disabled, or fail-safe mode. When a wake event takes place, the V_{CC} LDO is turned on for t_{LDOON} to determine if the over-voltage is still present. If cleared, the device enters restart mode from either sleep or fail-safe modes. When in fail-safe mode, if the over-voltage has not cleared when the wake event takes place the device transitions to sleep mode.



If the exit events do not take place before the SWE timer timeouts the device will enter sleep mode

Figure 8-14. OV_{CC} flow chart

For a short to ground event, V_{CCSC} , the device turns off the V_{CC} LDO and transition to either sleep mode, fail-safe mode disabled, or fail-safe mode. When a wake event takes place, the V_{CC} LDO is turned on for t_{LDOON} to determine if the short to ground is still present. If cleared, the device enters restart mode from either sleep or fail-safe modes. When in fail-safe mode, if the short to ground has not cleared when the wake event takes place the device will transition to sleep mode.



If the exit events do not take place before the SWE timer timeouts the device will enter sleep mode

Figure 8-15. V_{CCSC} short to ground

8.3.22.8.2 Output Capacitance Selection

For stable operation over the full temperature range and with load currents up to 125 mA on V_{CC}, a certain capacitance is expected, and depends upon the minimum load current. To support no load to full load, a value of 10 μF and ESR smaller than 2 Ω is needed. For 50 μA to full load, a smaller capacitance can be used but is system dependent and should be selected that will meet LIN to V_{CC} cross talk compliance during DPI testing. The low ESR recommendation is to improve the load transient performance.

8.3.22.8.3 Low-Voltage Tracking

At low input voltages, the regulator drops out of regulation and the output voltage tracks input minus a voltage based on the load current (I_L) and switch resistor. This tracking allows for a smaller input capacitance and can possibly eliminate the need for a boost converter during cold-crank conditions.

8.3.22.8.4 Power Supply Recommendation

The device is designed to operate from an input-voltage supply range between 5.5 V and 28 V. This input supply must be well regulated, if the input supply is located more than a few inches from the device. The recommended minimum capacitance at the pin is 100 nF. The max voltage range is for the LIN functionality. Exceeding 24 V for the LDO reduces the effective current sourcing capability due to thermal considerations.

8.3.22.9 Watchdog

The TLIN1431x-Q1 has an integrated watchdog function. This can be programmed by pin control or SPI communication control based upon the state of the PIN or nCS pin at power up. The device defaults to windows based watchdog at power up. When entering normal and fast modes, the programmed watchdog timer starts based upon the pin configuration for pin mode or register configuration in SPI control mode. When entering standby mode from restart mode, there is a nRST transition from low to high. This transition starts the t_{INITWD} timer. A WD trigger input must take place prior to this initial long window times out. If WD is disabled in standby mode the same long window is implemented in normal mode. The LIMP pin provides a limp home capability when connected to external circuitry. When in sleep mode, the limp pin is off. When the error counter reaches the watchdog trigger event level, the LIMP pin turns on connecting V_{SUP} to the pin as described in the LIMP pin section and the device transitions to restart mode at which time the nRST pin will be pulled low.

8.3.22.9.1 Watchdog in Pin Control Mode

The state of the WDT pin determines the window watch dog timing for three different windows. Time-out is not available in pin control. The watchdog timer starts once the device has entered standby. The mode the device enters is based upon other pins, EN and TXD. Fast mode can be used as a software development mode as the WD is enabled but does not cause any action to take place. The watchdog feature cannot be disabled in pin control mode. See [Figure 8-16](#) for state diagrams on how the WD behaves.




Figure 8-16. Watchdog state diagram in pin mode

8.3.22.9.2 Watchdog in SPI Control Mode

In SPI control, the window has extensive configurability including the ability to select the time-out watchdog. Watchdog is default enabled for standby mode, but can be disabled by setting register 8'h14[0] = 1b. Register 8'h13[7:6] can be set to 00b to disable the WD. There is a WD error counter available in SPI control mode, see [Watchdog Error Counter](#) for description of this counter. When a WD error occurs and if the WD error counter

reaches programmed count, the device transitions to restart mode and pulls nRST low for t_{NRST_TOG} . Once this time has been met, the device transitions to standby mode and sets nRST pin high. See Figure 8-17 and Figure 8-18 for state diagrams on how the WD behaves.




Figure 8-17. Watchdog state diagram in SPI mode; Standby Mode Enabled




Figure 8-18. Watchdog state diagram in SPI mode; Standby Mode Disabled

Note

- When the mode is changed while the timeout or window watchdog is running, it restarts once entering the new mode, fast, normal and standby.
- If the watchdog configuration is changed on-the-fly while the watchdog is running, it resets the error counter to 1 and resets the watchdog timers.

8.3.22.9.3 Watchdog Error Counter

The TLIN1431x-Q1 has a watchdog error counter used in SPI control mode. This counter is an up down counter that increments for every missed window or incorrect input watchdog trigger event. In SPI control, the error

counter is set at one by default. The counter decrement for every correct input trigger. It never drops below zero, and increment on every incorrect input trigger. When the programmed counter is reached, the device transitions to restart mode, error counter is reset back to one and pulls nRST pin low for t_{NRST_TOG} . At the end of this time, the device transitions back to standby mode releasing the nRST pin to high. This counter can be changed to every error or counter reaches five, nine or 15 using 8'h16[7:6]. For Pin control, nWDR is pulled low for every WD error. The error counter can be read at register 8'h14[4:1].

The watchdog error count is set at one and the first input failure the device to transition to restart. This allows the system to check the counter after the first input trigger to see if a valid input was sent. Every incorrect watchdog input causes the interrupt to be set and nINT is pulled low.

8.3.22.9.4 Pin Control Mode

When using pin control for programming the watchdog, the WDT pin is used for this function. WDT sets the total window size of the window watchdog. It can be connected to VCC, GND or left open. The electric table provides the window values. The ratio between the upper (open window) and lower (closed window) is 50/50. WDI pin is used by the controller to trigger the watchdog input. The WDI input is an edge-triggered event and supports both rising and falling edges. A filter time of t_W is used to avoid noise or glitches causing a false trigger. A pulse would be treated as a two input trigger events and cause the nWDR and nRST pins to be pulled low. nWDR pin can be connected to the controller reset pin and if a watchdog event happens this pin is pulled low. The nRST pin may also be used for this function but includes other possible errors, like under-voltage or entering restart mode.

8.3.22.9.5 SPI Control Programming

When pin 9 (PIN or nCS) is configured for SPI communication. Registers 8'h13 through 8'h16 control the watchdog function. The device watchdog can be set as a time-out watchdog or window watchdog by setting 8'h13[7:6] to the method of choice. The timer is based upon register 8'h13[5:4] WD prescaler and register 8'h14[7:5] WD timer and is in ms. See [Table 8-3](#) for the achievable times.

8.3.22.9.6 Watchdog Register Relationship

Table 8-3. Watchdog Window and Time-out Timer Configuration (ms)

WD_TIMER (ms)	Register 8'h13[5:4] WD_PRE			
Register 8'h14[7:5]	00	01	10	11
000	4	8	12	16
001	32	64	96	128
010	128	256	384	512
011	256	384	512	768
100	512	1024	1536	2048
101	2048	4096	6144	8192
110	10240	20240	RSVD	RSVD
1111	RSVD	RSVD	RSVD	RSVD

8.3.22.9.7 Watchdog Timing

The TLIN1431x-Q1 provides two methods for setting up the watchdog when in SPI communication mode, Window or Time-out. If more frequent, < 64 ms, input trigger events are desired it is suggested to use the Time-out timer. When using Time-out watchdog, the input trigger can occur anywhere before the timeout and is not tied to an open window.

When using the window watchdog, it is important to understand the closed and open window aspects. The device is set up with a 50%/50% open and closed window and is based on an internal oscillator with a $\pm 10\%$ accuracy range. To determine when to provide the input trigger, this variance needs to be considered. Using the 64 ms nominal total window provides a closed and open window that are each 32 ms. Taking the $\pm 10\%$ internal oscillator into account means the total window could be 57.6 ms or 70.4 ms. The closed and open window would then be 22.4 ms or 35.2 ms. From the 57.6 ms total window and 35.2 ms closed window, the total open window

is 22.4 ms. The trigger event needs to happen at the $46.4 \text{ ms} \pm 11.2 \text{ ms}$. The same method is used for the other window values. [Figure 7-8](#) provides the above information graphically.

8.3.23 Channel Expansion

The TLIN1431x-Q1 has the ability to control an external LIN or CAN FD transceiver or a general purpose LIN or CAN FD SBC. The processor controls the mode of the external transceiver by using the FSO pin from the TLIN1431x-Q1 to the external transceiver. This is accomplished using the TLIN1431-Q1 SPI port, controlling the FSO pin as an EN/STB/nSTB/S output pin to the external transceiver. This capability allows the system designer to develop nodes with many different configurations.

- Two LIN transceivers by using a simple eight pin LIN transceiver, see [Figure 8-19](#)
- Two LIN transceivers with two WAKE and INH capability by using an enhanced eight pin LIN transceiver, see [Figure 8-20](#)
- Two LIN transceivers with two LDO outputs by using an eight pin LIN SBC, see [Figure 8-21](#)
- One LIN and one CAN FD transceiver by using a simple eight pin CAN FD transceiver, see [Figure 8-22](#)
- One LIN and one CAN FD transceiver with two LDO outputs by using a CAN FD SBC, see [Figure 8-23](#)

8.3.23.1 Channel Expansion for LIN

The TLIN1431x-Q1 has the ability to control an external LIN transceiver like the TLIN1039-Q1 or TLIN1021A-Q1 or a general purpose LIN SBC like the TLIN1028x-Q1. The FSO pin is configured as a general purpose output pin. The FSO output level can be changed to meet the needs of the transceiver. The supply voltage of this transceiver can be connected to V_{SUP} or controlled by the HSS pin from the TLIN1431x-Q1. To configure the device to support an external LIN device the following registers and bits need to be configured.

- Register 8'h29[3:1] = 110b sets the FSO pin to a general-purpose output pin
- Register 8'h29[4] sets the voltage level of the FSO pin when configured as a general-purpose output pin and can be used to control the EN pin of an external LIN transceiver or SBC
- To use the high-side switch (HSS) as the power to the external transceiver, turn on HSS. Note that when the device enters sleep mode, the HSS pin is turned off.




Figure 8-19. Channel Expansion: LIN Transceiver

ADVANCE INFORMATION




Figure 8-20. Channel Expansion: Enhanced LIN Transceiver

ADVANCE INFORMATION




Figure 8-21. Channel Expansion: LIN SBC

8.3.23.2 Channel Expansion for CAN Transceiver

As seen with adding a second LIN transceiver, it is possible to add an external CAN transceiver or general purpose CAN SBC. For a simple CAN transceiver, the 5 V VCC from the TLIN14315-Q1 can power the external transceiver. When the TLIN14315-Q1 enters sleep mode the LDO is turned off which turns off the 5 V to the transceiver. There are other instances that this can take place depending upon various fault conditions like thermal shut down. Using the 3.3 V version of the device can power a 3.3 V CAN transceiver. If an external general puprose SBC is used, VCC can be used to power up other components as the SBC will also recieve its input power from V_{SUP} . The FSO pin when configured as a general-purpose output pin is used as the STB/nSTB/S control pin in order to control the mode of the external CAN transceiver or SBC.

- Register 8'h29[3:1] = 110b sets the FSO pin as a general-purpose output pin EN/STB/nSTB/S pin
- Register 8'h29[4] sets the level of the FSO pin and can be connected to the external CAN transceiver or SBC STB/nSTB/S pin.




Figure 8-22. Channel Expansion: CAN Transceiver

ADVANCE INFORMATION




Figure 8-23. Channel Expansion: CAN SBC

8.4 Device Functional Modes

The TLIN1431x-Q1 has multiple functional modes of operation, Init, pin/SPI Init, normal, standby, sleep, restart and fail-safe. The next sections describe these modes as well as how the device moves between the different modes. Figure 8-24 and Figure 8-25 graphically shows the relationship while Table 8-4 and tables show the state of pins in each control mode. Upon power up, and once $V_{CC} \geq UV_{CC}$ prior to t_{INACT_FS} timing out the device enters an initialization mode (INIT). While in this mode, V_{CC} is ramping, nRST ramps with V_{CC} , all other pins are off except for monitoring the state of the Pin/nCS pin to determine which control method is being implemented. Once the control method is determined, the device follows the pin control or SPI control path of the state diagram.

Table 8-4. Operating PIN Mode

Function	Restart Mode	Sleep Mode	Standby Mode	Normal Mode	Fail-safe Mode	Fast Mode
EN	NA	Low	Low	High	NA	Pulse then high
RXD	High	Floating	Low for a wake event and power up event otherwise high	Mirrors LIN bus	Floating	Mirrors LIN bus
LIN BUS Termination	Weak current pull-up	Weak current pull-up	45 kΩ (typical)	45 kΩ (typical)	Weak current pull-up	45 kΩ (typical)
Vbat Voltage Divider	Off	Off	On	On	Fault dependent	On

Table 8-4. Operating PIN Mode (continued)

Function	Restart Mode	Sleep Mode	Standby Mode	Normal Mode	Fail-safe Mode	Fast Mode
Transmitter	Off	Off	Off	On	Off	On (Slope control off)
Watchdog	Off	Off	On with long first pulse	On	Off	On but only sets flag
nRST Pin	Low	Low	High	High	LDO state dependent	High
WAKE Pin	Off	On	On	Off	On	Off
WKRQ/INH	On	Off	On	On	INH - On; WKRQ - Fault dependent	On
LIMP	Same as previous state unless from fail-safe mode Off from fail-safe mode unless WD error and then on	Off	Previous state prior to entering STBY	Previous state prior to entering normal mode	On	Previous state prior to entering fast mode
HSS	Off	Off	On and controlled by HSSC pin	On and controlled by HSSC pin	Off	On and controlled by HSSC pin
V _{CC}	Ramping	Off	On	On	Fault dependent	On
Comment		nRST is internally connected to the LDO output which in sleep mode is off	Wake up event detected, waiting on processors to set EN	LIN transmission up to 20 kbps	LDO off for TSD, V _{CCSC} or OV _{CC} events	LIN transmission up to 200 kbps

Note

LDO state for fault dependent in fail-safe mode is as follows:

- Watchdog error - On
- Thermal shut down - Off
- UV_{CC} - On
- OV_{CC} over-voltage - Off
- V_{CCSC} - Off
- Restart counter exceeded - On
- SWE timer expiration - On

If TXD is held dominant when device enters normal or fast modes, the LIN transmitter does not turn on until the TXD pin goes recessive.

If V_{SUP} is ≤ UV_{SUP} WKRQ/INH is off.

WKRQ depends upon the LDO being on, so any event that causes the LDO to be turned off will turn off WKRQ.

Any WD failure in Fast Mode will only set interrupt and not take any other action (will not set LIMP, transition to Fail-safe or Restart or take any WD fail action)

- nRST depends upon the LDO state. When LDO is on, nRST reflects the LDO value.
 - When LDO is on, nRST reflects the LDO or I/O voltage value except for a UV_{CC} event where nRST is low.
 - When LDO is off, nRST is low.

Table 8-5. Operating SPI Mode

Function	Restart Mode	Sleep Mode	Standby Mode	Normal Mode	Fail-safe Mode	Fast Mode
RXD	High	Floating	Low for a wake event and power up event otherwise high	Mirrors LIN bus	Fault dependent	Mirrors LIN bus
LIN BUS Termination	Weak current pull-up	Weak current pull-up	45 kΩ (typical)	45 kΩ (typical)	Weak current pull-up	45 kΩ (typical)
Vbat Voltage Divider	Off	Off	On	On	Fault dependent	On
Transmitter	Off	Off	Off	On	Off	On (Slope control off)
Watchdog	Off	Off	Default on with long first window but programmable off	On If programmed off in standby mode when entering normal mode a long first window is implemented	Off	On but only sets flag

Table 8-5. Operating SPI Mode (continued)

Function	Restart Mode	Sleep Mode	Standby Mode	Normal Mode	Fail-safe Mode	Fast Mode
SPI pins	Off	Off	On	On	Fault dependent	On
nINT pin	Off	Off	On	On	Fault dependent	On
nRST pin	Low	Low	High	High	LDO state dependent	High
WAKE Pin	Off	On	On	Off	On	Off
WKRQ/INH	On	Off	On	On	INH - On; WKRQ - Fault dependent	On
LIMP	Same as previous state unless from fail-safe mode Off from fail-safe mode unless WD error and then on	Off	Previous state prior to entering STBY	Previous state prior to entering normal mode	On	Previous state prior to entering fast mode
HSS	Off	Off unless cyclic sensing enabled	On	On	Off	On
V _{CC}	Ramping	Off	On	On	Fault dependent	On
Comment		nRST is internally connected to the LDO output which in sleep mode is off	Wake up event detected, waiting on processors	LIN transmission up to 20 kbps	LDO off for TSD, V _{CCSC} or OV _{CC} events	LIN transmission up to 200 kbps

Note

Function status when in fail-safe mode that states fault dependent are defined in [Table 8-6](#)

If TXD is held dominant when device enters normal or fast modes, the LIN transmitter does not turn on until the TXD pin goes recessive.

If V_{SUP} is ≤ UV_{SUP} WKRQ/INH is off.

WKRQ depends upon the LDO being on, so any event that causes the LDO to be turned off will turn off WKRQ.

Any WD failure in Fast Mode will only set interrupt and not take any other action (will not set LIMP, transition to Fail-safe or Restart or take any WD fail action)

Table 8-6. Fault Dependent States In Fail-safe Mode

Function	Watchdog Error	Thermal Shutdown	UV _{CC}	V _{CC} Over Voltage	V _{CCSC}	Restart Counter Exceeded
LDO ⁽²⁾	On	Off	On	Off	Off	On ⁽¹⁾
INH	Programmed	On	On	On	On	On
WKRQ	Programmed	Off	Off	Off	Off	On
SPI	On	Off	On	Off	Off	On

(1) LDO is on in fail-safe mode if the restart counter causes the change when fail-safe mode is enabled.

(2) LDO is on in fail-safe mode if the SWE timer times out causing the device to enter fail-safe mode if enabled.





Figure 8-24. Pin control state diagram

Note

Normal mode can be entered from Fast mode with TXD in either state:

- TXD = high, EN = pulse $< t_{FM_CHANGE}$ and $nRST = high$
- TXD = low, $nRST = high$ and \bar{EN} pulse can be any width



ADVANCE INFORMATION

Figure 8-25. SPI control state diagram

8.4.1 Init Mode

This is the initial mode of operation upon powering up. This is a transitional mode that is entered once $V_{CC} \geq UV_{CC}$. The device is in this mode for $\leq 350 \mu s$ as it determines the states of pin 7, PIN/nCS and pin 16, WKRQ/INH; see [Figure 8-5](#) and [Figure 8-6](#). The device also checks for TSD, OVCC and VCCSC faults, if $V_{CC} < UV_{CC}$, which takes approximately 2.5 ms. Otherwise the $\leq 350 \mu s$ condition holds true.




Figure 8-26. Init Mode

8.4.2 Normal Mode

In normal operational mode, the receiver and transmitter are active and the LIN transmission up to the LIN specified maximum of 20 kbps is supported. The receiver detects the data stream on the LIN bus and outputs it on RXD for the LIN controller. A recessive signal on the LIN bus is a digital high and a dominant signal on the LIN bus is a digital low. The driver transmits input data from TXD to the LIN bus. When entering normal mode, it takes t_{MODE_CHANGE} before data on RXD pin reflects the LIN bus. Normal mode can be entered from Fast mode and standby mode. See [Figure 8-24](#) for the conditions necessary to enter normal mode when in pin control.

In SPI control mode, Normal mode is entered by SPI commands at register 8'h1D[7:6] = 10b. See [Figure 8-25](#) for the conditions necessary to enter normal mode when in pin control.




Figure 8-27. Normal Mode Pin Control

Figure 8-28. Normal Mode SPI Control

8.4.3 Fast Mode

Fast mode removes the slope control for the LIN transmitter allowing the LIN bus to support data rates up to 200 kbps. Fast mode is also the system software programming mode and debug mode. The watchdog is active but only indicates a WD failure and does not cause any resets or mode changes. Fast mode can be entered in either SPI or pin control modes. In SPI mode it is entered from normal or standby modes. In pin mode, it can be entered from standby mode. To enter fast mode from standby, the EN pin must be high with a high-low-high pulse on the TXD pin of duration t_{FMTXD} takes place prior to t_{FM_CHANGE} timing out, see Figure 8-31. In pin control mode, to leave fast mode the enable pin and TXD pins are used. If TXD pin is high and the EN pin is pulsed from high to low to high for t_{FM_CHANGE} , the device enters standby mode, see Figure 8-32. If the EN pin is pulsed high to low to high with the pulse being $< t_{FM_CHANGE}$, the device enters normal mode, see Figure 8-33.




Figure 8-29. Fast Mode Pin Control




Figure 8-30. Fast Mode SPI Control




Figure 8-31. Entering Fast Mode from Standby Mode




Figure 8-32. Exiting Fast Mode to Standby Mode




Figure 8-33. Exiting Fast Mode to Normal Mode

8.4.4 Sleep Mode

Sleep Mode is the power saving mode for the TLIN1431x-Q1. Even with extremely low current consumption in this mode, the device can still wake up from the LIN bus through a wake up signal or local wake via WAKE pin. Upon a wake event the SWE timer, $t_{\text{INACT_FS}}$, starts and the device enters restart mode. If UV_{CC} is still present after this time, the device re-enters sleep mode. The LIN bus is filtered to prevent false wake up events. The wake-up events must be active for the respective time periods (t_{LINBUS}).

In pin control mode, sleep mode is entered by setting EN low for longer than t_{EN} and TXD pin is low when entered from normal mode.

In SPI control mode, setting register 8'h1D[7:6] = 01b transitions the device into sleep mode. If the reset counter exceeds three, the device enters sleep mode from restart mode. The reset counter increments on an UV_{CC} event, or a watchdog error event that causes the device to enter restart mode when fail-safe mode is disabled. The reset counter must be cleared through a SPI command.

While the device is in sleep mode, the following conditions exist.

- The LIN bus driver is disabled and the internal LIN bus termination is switched off (to minimize power loss if LIN is short circuited to ground). However, the weak current pull-up is active to prevent false wake up events in case an external connection to the LIN bus is lost.
- The normal receiver is disabled.
- LIN wake up receiver is active.
- WAKE pin is active.




Figure 8-34. Sleep Mode Pin Control




Figure 8-35. Sleep Mode SPI Control

8.4.5 Standby Mode

This mode is entered from various other modes based upon which control method is implemented, the pin control [Figure 8-24](#) or SPI control [Figure 8-25](#). The LIN bus responder node termination circuit is turned on when standby mode is entered. Standby mode is signaled through a low level on RXD. See [Standby Mode Application Note](#) for more application information.

When EN (in Pin Control Mode) is set high for longer than $t_{\text{FM_CHANGE}}$ while the device is in standby mode the device returns to normal mode and the normal transmission paths from TXD to LIN bus and LIN bus to RXD are enabled.

During power up, the device automatically enters standby mode from restart mode. EN has an internal pull-down resistor ensuring EN is pulled low if the pin is left floating in the system.

In both pin and SPI modes, the watchdog is default on in standby mode. There is a long timeout initial window that is t_{INITWD} that a WD trigger event must take place. In SPI mode, watchdog can be disabled when entering standby mode except for cases that the device has had a POR event.

The device automatically enters standby mode from restart mode when $V_{\text{CC}} \geq UV_{\text{CC}}$ and $t_{\text{RSTN_act}}$ time has expired. When in SPI communication mode, the TLIN1431x-Q1 can enter standby mode by writing a 00 to register 8'h1D[7:6] from normal or fast modes. The watchdog function is default on in standby mode. When using SPI to configure the device, the watchdog function can be configured.




Figure 8-36. Standby Mode Pin Control




Figure 8-37. Standby Mode SPI Control

8.4.6 Restart Mode

Restart mode is a transitional mode. This mode can be entered from any of the other modes depending upon whether fail-safe mode is disabled. In this mode, the LDO is ramping when coming from sleep mode or fail-safe mode where the LDO was turned off, like a TSD event. Once $V_{CC} \geq UV_{CC}$ for t_{RSTN_act} (~2 ms), the device enters standby mode. While in restart mode, the nRST pin is latched low. Each time restart mode is entered the restart mode counter is incremented.

Note

The SWE timer starts when the device enters restart mode. If the SWE timer times out, the device enters fail-safe mode. If fail-safe mode is disabled, the device enters sleep mode.




Figure 8-38. Restart Mode Pin Control





Figure 8-39. Restart Mode SPI Control



Note

- A watchdog failure, soft reset or nRST event resets t_{NRST_TOG} to default value of typically 2 ms
- The typical time between the release of a nRST input pulse for device to enter restart mode is ~ 200 ns

Figure 8-40. Entering Restart Mode


8.4.6.1 Restart Counter

This counter is programmed by register 8'h28[7:4] which sets the number of times restart can be entered before transitioning to sleep or fail-safe mode, up to 14 times but should be programmed for greater than 1 to avoid possible loops. The default value is 4. Register 8'h28[3:0] is the counter. To prevent the transition to sleep or fail-safe mode, the counter should be cleared periodically. Entering sleep mode or fail-safe mode due to a meeting the restart counter automatically clears the restart counter.

8.4.6.2 nRST Behavior in Restart Mode

The nRST output pin behavior depends upon the reason the device entered restart mode. When entered from other modes due to a watchdog failure, soft reset or an external nRST toggle, the nRST pin is pulled low for t_{NRST_TOG} which is a default pulse width of 2 ms. This pulse width can be configured to 15 ms by changing register 8'h29[5] = 1b. Once the timer expires, the device enters standby mode. From power up, sleep and certain fail-safe modes, the nRST behaves like the UV_{CC} event, pulling nRST low until $V_{CC} > UV_{CC}$ and t_{RSTN_act} times out. See [Figure 8-41](#) on how the nRST pin behaves when entering restart mode.

The nRST pin is also a TLIN1431x-Q1 reset input which transitions the device into restart mode when the pin is pulled low for t_{nRSTIN} .



- Note:
1. Wake event means entered from sleep or fail-safe modes
 2. If SWE timer times out device will enter sleep or fail-safe mode
 3. nRST toggle reason is an external toggle of nRST pin to reset device
 4. A soft reset or external nRST toggle will reset tNRST_TOG to default value, typically 2 ms

Figure 8-41. nRST Behavior in Restart Mode

8.4.7 Fail-safe Mode

When the TLIN1431x-Q1 has certain fault conditions, the device enters a fail-safe mode (FSM). This feature can be disabled in SPI control mode, but is always on in pin control mode. This mode turns on LIMP and brings all other function into lower power mode states. Fault conditions are over-voltage on V_{CC} , thermal shutdown, V_{CC} under-voltage events and reaching restart counter limit in SPI control mode. When entering FSM a fail-safe mode, counter is incremented. The counter limit is set at register 8'h18[7:4], FSM_CNTR_SET and should be set to greater than 1. To avoid unwanted actions the counter should be cleared by writing 0h to 8'h18[3:0]. If the limit is reached a programmed action will be executed, register 8'h17[7:4], FSM_CNTR_ACT. Once the fault conditions are cleared, the device can be put back into restart mode from a wake event. If a fault condition is still in effect after the wake event the device enters sleep. If no wake event takes place, the device enters sleep mode after the programmed SWE timer, t_{INACT_FS} , timesout.




Figure 8-42. Fail-safe Mode Pin Control




Figure 8-43. Fail-safe Mode SPI Control

Note

When the device enters fail-safe mode, the SWE timer automatically starts.

- If SWE timer times out, the device enters sleep mode
- If a wake event takes place prior to the SWE timer timing out, the device determines if fault is still present.
 - If fault is present, the device enters sleep mode.
 - If fault has cleared, the device enters restart mode.

When fail-safe mode is entered due to a thermal shutdown (TSD), V_{CC} over-voltage (OV_{CC}) or a V_{CC} short circuit (V_{CCSC}) event the following takes place:

- LDO is turned off
- If the device receives a wake event, the LDO is turned on for t_{LDOON} to determine if the TSD, OV_{CC} or V_{CCSC} event is still present.
 - During this window, if an OV_{CC} is detected the device immediately enters sleep mode.
 - At the end of t_{LDOON} window, if a TSD, OV_{CC} or V_{CCSC} is detected the device enters sleep mode.
- If fault is cleared, the device enters restart mode.

If the device enters fail-safe mode and V_{CC} is on, the t_{LDOON} timer is started and expires before the device transitions to restart mode.

8.4.8 Wake Up Events

There are three ways to wake-up from sleep mode depending upon control mode, pin or SPI:

1. Remote wake up initiated by the falling edge of a recessive (high) to dominant (low) state transition on the LIN bus where the dominant state is held for t_{LINBUS} filter time. After this t_{LINBUS} filter time has been met and a rising edge on the LIN bus going from dominant state to recessive state initiates a remote wake-up event eliminating false wake ups from disturbances on the LIN bus or if the bus is shorted to ground. Active for both pin and SPI control modes
2. Local wake up through EN being set high for longer than t_{MODE_CHANGE} . Active for pin control mode.
3. Local wake up through WAKE pin
 - Being set high or low for longer than t_{MODE_CHANGE} . Active for both pin and SPI mode.
 - Only active during on-time cyclic sense period. Active for SPI mode.

Note

- When a wake event takes place and INH is selected, it is turned on with in t_{INH_SLP} .
- When WKRQ is used, a wake event requires the LDO to be on and the voltage level to exceed 2 V. Once this happens, the WKRQ pin ramps with V_{CC} until it expected voltage level.

8.4.8.1 Wake Up Request (RXD)

When the TLIN1431x-Q1 encounters a wake up event from the LIN bus the device transitions to restart mode. In restart mode, the LDO is turned on and ramps until $V_{CC} > UV_{CC}$ at which time the device enters either Normal mode, Fast mode or Standby mode depending upon the device control method. In Restart mode, RXD is pulled high. After V_{CC} has exceeded UV_{CC} for t_{RSTN_act} , the device transitions to standby mode and RXD is latched low. Once the device enters normal mode, the RXD pin releases the wake up request signal and the RXD pin then reflects the receiver output from the LIN bus. RXD can be programmed to toggle low or high when in standby mode from a wake event.

8.4.8.2 Local Wake Up (LWU) via WAKE Terminal

The WAKE terminal is a ground referenced input terminal supporting high voltage wake inputs used for local wake up (LWU) request via a voltage transition. The terminal triggers an LWU event on either a low to high or

high to low transition as it has bi-directional input thresholds. This terminal may be used with a switch to VSUP or ground. If the terminal is not used it should be pulled to ground to avoid unwanted parasitic wake up events. There are two methods for using the WAKE pin:

1. Static wake
2. Cyclic sensing wake

8.4.8.2.1 Static WAKE

The WAKE terminal defaults to bi-directional input but can be configured for rising edge and falling edge transitions, see [Figure 8-44](#) and [Figure 8-45](#), by using WAKE_CONFIG register 8'h11[7:6]. Once the device enters sleep mode the WAKE terminal voltage level needs to be at either a low state or high state for t_{WAKE} before a state transition for a WAKE input can be determined. A pulse width less than $t_{WAKE_INVALID}$ is filtered out.

The LWU circuitry is active in sleep mode, standby and fail-safe modes. If a valid LWU event occurs, the device transitions to restart mode. The LWU circuitry is not active in normal, fast and restart modes. To minimize system level current consumption, the internal bias voltages of the terminal follows the state on the terminal with a delay of t_{WAKE} . A constant low level on WAKE has an internal pull-down to ground. On power up, this may look like a LWU event and could be flagged as such. The device provides a WAKE pin status change update using register 8'h11[5:4]. The status change will lock in a change in the WAKE pin and needs to be cleared.




Figure 8-44. Local Wake Up (LWU) - Rising Edge




Figure 8-45. Local Wake Up (LWU) - Falling Edge

Note

These figures show the state of the RXD pin after a WAKE pin event. The transition to standby mode is shown in the state diagrams but is based upon the following:

- PIN Mode: All must take place
 - WAKE pin event recognized
 - V_{CC} goes above UV_{CC} for $> t_{RSTN_act}$
 - EN pin is High for $> t_{EN}$
- SPI Mode: All must take place
 - WAKE pin event recognized
 - V_{CC} goes above UV_{CC} for $> t_{RSTN_act}$

The WAKE terminal can be configured for a pulse, see [Figure 8-46](#), by using WAKE_CONFIG register 11h[7:6]. The terminal can be configured to work off a pulse only. The pulse must be between $t_{WK_WIDTH_MIN}$ and $t_{WK_WIDTH_MAX}$, see [Figure 8-46](#). This figure provides three examples of pulses and whether the device will wake or not wake. $t_{WK_WIDTH_MIN}$ is determined by the value for $t_{WK_WIDTH_INVALID}$ is set to in register 8'h11[3:2]. There are two regions where a pulse may or may not be detected. By using register 8'h1B[1], WAKE_WIDTH_MAX_DIS, the pulse mode can be configured as a filtered wake input. Writing a 1b to this bit disables $t_{WK_WIDTH_MAX}$, and the WAKE input is based upon the configuration of register 8'h11[3:2] which selects a $t_{WK_WIDTH_INVALID}$ and $t_{WK_WIDTH_MIN}$ value. A WAKE input of less than $t_{WK_WIDTH_INVALID}$ is filtered out, and if longer than $t_{WK_WIDTH_MIN}$ INH turns on and device enters standby mode. The region between the two may or may not be counted, see [Figure 8-47](#). Register 8'h12[7] determines the direction of the pulse or filter edge that is recognized. The status of the WAKE pin can be determined from register 8'h11[5:4]. When a WAKE pin change takes place, the device registers the change as a rising edge or falling edge. This is latched until a 00b is written to the bits.




Figure 8-46. WAKE Pin Pulse Behavior




Figure 8-47. WAKE Pin Filtered Behavior

8.4.8.2.2 Cyclic Sense Wake

Cyclic sense wake is a method using the high-side switch with the WAKE input pin to periodically check for a WAKE pin state change in standby and sleep modes. In sleep mode, cyclic sense wake reduces the quiescent current of the device by reducing the WAKE circuitry to be active only during the on time of the HSS pin, see Figure 8-48 as an example for this. Periodically, the HSS pin turns on applying V_{SUP} to the external local wake circuitry and the device samples the state of the WAKE pin. Each time the WAKE pin is sampled, the current

state is compared to the previous state. If there has been a state change, the device wakes up and transitions to restart mode; otherwise, it remains in sleep mode. See [Figure 8-49](#) for the timing diagram. In standby mode, the same process is followed for determining a state change on the WAKE pin. A state change on the WAKE pin causes the device to initiate an interrupt and the RXD pin is latched low. When entering standby or sleep mode, this process is reset with the first HSS on time being the initial WAKE pin state and does not cause a wake event.

The wake time is based upon t_{WK_CYC} , which is the sampling window, as shown in [Static WAKE](#). This HSS period and on time are determined by setting timer1 register, 8'h25[7:0] or timer 2 register 8'h26[7:0]. The sampling window, t_{WK_CYC} , is determined by register 8'h12[5].

ADVANCE INFORMATION




Figure 8-48. Application Cyclic Sense Configuration




Figure 8-49. Cyclic Sensing Timing

Note

When device enters fail-safe mode and turns off, the HSS pin the WAKE pin reverts to static mode, and must be reprogrammed for cyclic sensing.

8.4.9 Mode Transitions

When the device is transitioning between modes, the device needs the time t_{MODE_CHANGE} and t_{NOMINT} to allow the change to fully propagate from the EN pin through the device into the new state.

8.5 Programming

The TLIN1431x-Q1 is 7-bit address access SPI communication port.

The Addresses for each area of the device provided in [Table 8-9](#)

8.5.1 SPI Communication

The SPI communication uses a standard SPI interface. Physically the digital interface pins are nCS (Chip Select Not), SDI (SPI Data In), SDO (SPI Data Out) and CLK (SPI Clock). Each SPI transaction is initiated by an seven bit address with a R/W bit.

The SPI data input data on SDI is sampled on the low to high edge of CLK. The SPI output data on SDO is changed on the high to low edge of CLK.

See [Figure 8-50](#) and [Figure 8-51](#) for read and write method.




Figure 8-50. SPI Write




Figure 8-51. SPI Read

ADVANCE INFORMATION

8.5.1.1 Cyclic Redundancy Check

The TLIN1431x supports cyclic redundancy check (CRC) for SPI transactions and is default disabled. Register 8'h0A[0] can be used to enable this feature. The default polynomial supports AutoSAR CRC8H2F, $X^8 + X^5 + X^3 + X^2 + X + 1$, see [Table 8-7](#). CRC8 according to SAE J1850 is also supported and can be selected at register 8'h0B[0].

When CRC is enabled, a filler byte of 00h is used to calculate the CRC value during a read/write operation, see [Figure 8-52](#) and [Figure 8-53](#).

Table 8-7. CRC8H2F

SPI Transactions	
CRC result width	8 bits
Polynomial	2Fh
Initial value	FFh
Input data reflected	No
Result data reflected	No
XOR value	FFh
Check	DFh
Magic Check	42h

Table 8-8. CRC8 SAE J1850

SPI Transactions	
CRC result width	8 bits

Table 8-8. CRC8 SAE J1850 (continued)

SPI Transactions	
Polynomial	1Dh
Initial value	FFh
Input data reflected	No
Result data reflected	No
XOR value	FFh
Check	4Bh
Magic Check	C4h




Figure 8-52. CRC SPI Write




Figure 8-53. CRC SPI Read

8.5.1.2 Chip Select Not (*nCS*)

This input pin is used to select the device for a SPI transaction. The pin is active low, so while **nCS** is high the SPI Data Output (**SDO**) pin of the device is high impedance allowing an SPI bus to be designed. When **nCS** is low, the **SDO** driver is activated and communication may be started. The **nCS** pin is held low for a SPI transaction.

8.5.1.3 Serial Clock Input (*CLK*)

This input pin is used to input the clock for the SPI to synchronize the input and output serial data bit streams. The SPI Data Input is sampled on the rising edge of **CLK** and the SPI Data Output is changed on the falling edge of the **CLK**. See [Figure 8-54](#) .




Figure 8-54. SPI Clocking

8.5.1.4 Serial Data Input (SDI)

This input pin is used to shift data into the device. Once the SPI is enabled by a low on nCS, the SDI samples the input shifted data on each rising edge of the SPI clock (SCK). The data is shifted into an 8-bit shift register. After eight (8) clock cycles and shifts, the addressed register is read giving the data to be shifted out on SDO. After eight clock cycles, the shift register is full and the SPI transaction is complete. If the command code is a write, the new data is written into the addressed register. When nCS has a falling edge, there will be 16-bits (CRC disabled) or 24-bits (CRC enabled) shifted in by CLK, at which time the nCS has a rising edge to deselect the device. 16 Clock cycles are required to shift 16-bits (CRC disabled) and 24 clock cycles for 24-bits (CRC enabled) during one SPI transaction (nCS is low). If more or less clock cycles than these are used, the SPIERR flag will be set. If CRC was enabled the CRCERR flag will be set. When writing to the device, any transaction other than 16 or 24 clock cycles could result in behavior that is outside of the specification.

8.5.1.5 Serial Data Output (SDO)

This pin is high impedance until the SPI output is enabled via nCS. Once the SPI is enabled by a low on nCS and a read command given, on the first falling edge of CLK, the shifting out of the data with each falling edge on CLK until all 8 bits have been shifted out the shift register.

8.6 Registers

The following tables contain the registers that the device use during SPI communication.

[Table 8-9](#) lists the memory-mapped registers for the Device registers. All register offset addresses not listed in [Table 8-9](#) should be considered as reserved locations and the register contents should not be modified.

Table 8-9. Device Registers

Address	Acronym	Register Name	Section
0h + formula	DEVICE_ID_y	Device Part Number	Go
8h	REV_ID_MAJOR	Major Revision	Go
9h	REV_ID_MINOR	Minor Revision	Go
Ah	CRC_CNTL	SPI CRC control	Go
Bh	CRC_POLY_SET	Sets SPI CRC polynomial	Go
13h	WD_CONFIG_1	Watchdog configuration 1	Go
14h	WD_CONFIG_2	Watchdog configuration 2	Go
15h	WD_INPUT_TRIG	Watchdog input trigger	Go
16h	WD_RST_PULSE	Watchdog output pulse width	Go
17h	FSM_CONFIG	Fail safe mode configuration	Go
18h	FSM_CNTR	Fail safe mode counter	Go
19h	DEVICE_RST	Device reset	Go
1Ah	DEVICE_CONFIG1	Device configuration 1	Go
1Bh	DEVICE_CONFIG2	Device configuration 2	Go
1Ch	SWE_TIMER	Sleep wake error timer configuration	Go
1Dh	LIN_CNTL	LIN transceiver control	Go
1Eh	HSS_CNTL	High side switch 1 and 2 control	Go
1Fh	PWM1_CNTL1	Pulse width modulation frequency select	Go
20h	PWM1_CNTL2	Pulse width modulation duty cycle two MSB select	Go
21h	PWM1_CNTL3	Pulse width modulation duty cycle eight LSB select	Go
22h	PWM2_CNTL1	Pulse width modulation frequency select	Go
23h	PWM2_CNTL2	Pulse width modulation duty cycle two MSB select	Go
24h	PWM2_CNTL3	Pulse width modulation duty cycle eight LSB select	Go
25h	TIMER1_CONFIG	High side switch timer 1 configuration	Go
26h	TIMER2_CONFIG	High side switch timer 2configuration	Go
28h	RSRT_CNTR	Restart counter configuration	Go
29h	nRST_CNTL	nRST and FSO pin control	Go
50h	INT_GLOBAL	Global Interrupts	Go
51h	INT_1	Interrupts	Go
52h	INT_2	Interrupts	Go
53h	INT_3	Interrupts	Go
56h	INT_EN_1	Interrupt enable for INT_1	Go
57h	INT_EN_2	Interrupt enable for INT_2	Go
58h	INT_EN_3	Interrupt enable for INT_3	Go
5Ah	INT_4	Interrupts	Go
5Eh	INT_EN_4	Interrupt enable for INT_4	Go

Complex bit access types are encoded to fit into small table cells. [Table 8-10](#) shows the codes that are used for access types in this section.

Table 8-10. Device Access Type Codes

Access Type	Code	Description
Read Type		
R	R	Read
RH	H R	Set or cleared by hardware Read
Write Type		
H	H	Set or cleared by hardware
W	W	Write
W1C	1C W	1 to clear Write
Reset or Default Value		
-n		Value after reset or the default value
Register Array Variables		
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
y		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

8.6.1 DEVICE_ID_y Register (Address = 0h + formula) [reset = 0h]

DEVICE_ID_y is shown in [Figure 8-55](#) and described in [Table 8-11](#).

Return to [Summary Table](#).

Device Part Number

Offset = 0h + y; where y = 0h to 7h

Figure 8-55. DEVICE_ID_y Register




Table 8-11. DEVICE_ID_y Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	DEVICE_ID	R	0b	The DEVICE_ID[1:8] registers determine the part number of the device. The reset values and value of each DEVICE_ID register are listed for the corresponding register address Address 00h = 54h = T Address 01h = 4Ch = L Address 02h = 49h = I Address 03h = 31h = 1 Address 04h = 34h = 4 Address 05h = 33h = 3 Address 06h = 31h = 1 Address 07h = 33h = 3 for 3.3 V LDO Address 07h = 35h = 5 for 5 V LDO

8.6.2 REV_ID_MAJOR Register (Address = 8h) [reset = 01h]

REV_ID_MAJOR is shown in [Figure 8-56](#) and described in [Table 8-12](#).

Return to [Summary Table](#).

Major Revision

Figure 8-56. REV_ID_MAJOR Register

7	6	5	4	3	2	1	0
Major_Revision							
R-01h							

Table 8-12. REV_ID_MAJOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	Major_Revision	R	01h	Major die revision

8.6.3 REV_ID_MINOR Register (Address = 9h) [reset = 0h]

REV_ID_MINOR is shown in [Figure 8-57](#) and described in [Table 8-13](#).

Return to [Summary Table](#).

Minor Revision

Figure 8-57. REV_ID_MINOR Register

7	6	5	4	3	2	1	0
Minor_Revision							
R-0b							

Table 8-13. REV_ID_MINOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	Minor_Revision	R	0b	Minor die revision

8.6.4 CRC_CNTL Register (Address = Ah) [reset = 0h]

CRC_CNTL is shown in [Figure 8-58](#) and described in [Table 8-14](#).

Return to [Summary Table](#).

SPI CRC register controls the CRC function. CRC_DIS bit can disable the CRC function.

Figure 8-58. CRC_CNTL Register

7	6	5	4	3	2	1	0
CRC_CNTL_RSVD							CRC_EN
R-0b							R/W-0b

Table 8-14. CRC_CNTL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-1	CRC_CNTL_RSVD	R	0b	CRC control reserved bits
0	CRC_EN	R/W	0b	CRC enable 0b = Disable 1b = Enable

8.6.5 CRC_POLY_SET (Address = Bh) [reset = 00h]

CRC_POLY_SET is shown [Figure 8-59](#) and described in [Table 8-15](#).

Return to [Summary Table](#).

This register will set which polynomial will be set for CRC. Defaults to AutoSAR 8-bit 0x2F.

Figure 8-59. CRC_POLY_SET Register

7	6	5	4	3	2	1	0
RSVD							POLY_8_SET
R							R/W-0b

Table 8-15. CRC_POLY_SET Register Field Description

Bit	Field	Type	Reset	Description
7-1	RSVD	R	00h	Reserved
0	POLY_8_SET	R/W	0b	CRC polynomial select 0b = $X^8 + X^5 + X^3 + X^2 + X + 1$ (0x2F) 1b = $X^8 + X^4 + X^3 + X^2 + 1$ (0x1D SAE J1850)

8.6.6 Scratch_Pad_SPI Register (Address = Fh) [reset = 0h]

Scratch_Pad_SPI is shown in [Figure 8-60](#) and described in [Table 8-16](#).

Return to [Summary Table](#).

Read and Write Test Register SPI

Figure 8-60. Scratch_Pad_SPI Register

7	6	5	4	3	2	1	0
Scratch_Pad							
R/W-0b							

Table 8-16. Scratch_Pad_SPI Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	Scratch_Pad	R/W	0b	Read and Write Test Register SPI

8.6.7 WAKE_PIN_CONFIG1 Register (Address = 11h) [reset = 04h]

WAKE_PIN_CONFIG1 is shown in [Figure 8-61](#) and described in [Table 8-17](#).

Return to [Summary Table](#).

Register to configure the behavior of the WAKE pin.

Figure 8-61. WAKE_PIN_CONFIG1 Register

7	6	5	4	3	2	1	0
WAKE_CONFIG		WAKE_STAT		WAKE_WIDTH_INVALID		WAKE_WIDTH_MAX	
R/W-00b		R/W0C/H-00b		R/W-01b		R/W-00b	

Table 8-17. WAKE_PIN_CONFIG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	WAKE_CONFIG	R/W	00b	Wake pin configuration: Note: Pulse requires more programming 00b = Bi-directional - either edge 01b = Rising edge 10b = Falling edge 11b = Pulse
5-4	WAKE_STAT	R/W0C/H	00b	Wake pin status 00b = No change 01b = Rising edge 10b = Falling edge 11b = Pulse
3-2	WAKE_WIDTH_INVALID	R/W	01b	Pulses less than or equal to these pulses are considered invalid 00b = 5 ms and sets $t_{WAKE_WIDTH_MIN}$ to 10 ms 01b = 10 ms and sets $t_{WAKE_WIDTH_MIN}$ to 20 ms 10b = 20 ms and sets $t_{WAKE_WIDTH_MIN}$ to 40 ms 11b = 40 ms and sets $t_{WAKE_WIDTH_MIN}$ to 80 ms

Table 8-17. WAKE_PIN_CONFIG1 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1-0	WAKE_WIDTH_MAX	R/W	00b	Maximum WAKE pin input pulse width to be considered valid. 00b = 750 ms 01b = 1000 ms 10b = 1500 ms 11b = 2000 ms

8.6.8 WAKE_PIN_CONFIG2 Register (Address = 12h) [reset = 2h]

WAKE_PIN_CONFIG2 is shown in Figure 8-62 and described in Table 8-18.

Return to [Summary Table](#).

Device wake configuration register

Figure 8-62. WAKE_PIN_CONFIG2 Register

7	6	5	4	3	2	1	0
WAKE_PULSE_CONFIG	WAKE_SENSE	TWK_CYC_SET	nINT_SEL		RXD_WK_CONFIG	WAKE_LEVEL	
R/W-0b	R/W/H-0b	R/W-0b	R/W-0b		R/W-0b	R/W-10b	

Table 8-18. WAKE_PIN_CONFIG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	WAKE_PULSE_CONFIG	R/W	0b	Set WAKE pin expected pulse direction 0b = Low → High → Low 1b = High → Low → High
6	WAKE_SENSE	R/W/H	0b	WAKE pin configured for static or cyclic sensing wake 0b = Static 1b = Cyclic Note When Cyclic sensing is selected and the device goes to fail-safe mode it will automatically change to static sensing. If cyclic sensing is needed it will have to be reprogrammed
5	TWK_CYC_SET	R/W	0b	Sets the t_{WK_CYC} time (μ s) for sampling the WAKE pin status (used for cyclic sensing) 0b = 30 1b = 75 Note NOTE: $t_{WK_CYC_SET}$ works with timer1 and timer2. When using 75 μ s t_{WK_CYC} , 100 μ s $TIMER1/2_ON_WIDTH$ cannot be used
4-3	nINT_SEL	R/W	00b	nINT configuration selection: active low 00b = Global interrupt 01b = Watchdog failure output 10b = Reserved 11b = Wake request
2	RXD_WK_CONFIG	R/W	0b	Configures RXD pin behavior from a wake event 0b = Pulled low 1b = Toggle
1-0	WAKE_LEVEL	R/W	10b	WAKE pin threshold level; Mid-point value in 2 V window. 00b = 2.5 V 01b = 2.8 V 10b = 3 V 11b = 3.3 V

8.6.9 WD_CONFIG_1 Register (Address = 13h) [reset = 90h]

WD_CONFIG_1 is shown in [Figure 8-63](#) and described in [Table 8-19](#).

Return to [Summary Table](#).

Watchdog configuration register.

Figure 8-63. WD_CONFIG_1 Register

7	6	5	4	3	2	1	0
WD_CONFIG		WD_PRE		RSVD			
R/W-10b		R/W-01b		R-0000b			

Table 8-19. WD_CONFIG_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	WD_CONFIG	R/W	10b	Watchdog configuration 00b = Disabled 01b = Timeout 10b = Window 11b = Reserved
5-4	WD_PRE	R/W	01b	Watchdog prescaler 00b = Factor 1 01b = Factor 2 10b = Factor 3 11b = Factor 4
3-0	RSVD	R	0000b	Reserved

8.6.10 WD_CONFIG_2 Register (Address = 14h) [reset = 02h]

WD_CONFIG_2 is shown in [Figure 8-64](#) and described in [Table 8-20](#).

Return to [Summary Table](#).

Watchdog timer and error counter register.

Figure 8-64. WD_CONFIG_2 Register

7	6	5	4	3	2	1	0
WD_TIMER			WD_ERR_CNT			WD_STBY_DIS	
R/W-000b			RH-0001b			R/W-0b	

Table 8-20. WD_CONFIG_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-5	WD_TIMER	R/W	0b	Sets window or timeout times based upon the WD_PRE setting See WD_TIMER table
4-1	WD_ERR_CNT	RH	1b	Watchdog error counter Running count of errors up to 15 errors
0	WD_STBY_DIS	R/W	0b	Watchdog disable in standby mode 0b = Enabled 1b = Disabled

8.6.11 WD_INPUT_TRIG Register (Address = 15h) [reset = 0h]

WD_INPUT_TRIG is shown in [Figure 8-65](#) and described in [Table 8-21](#).

Return to [Summary Table](#).

Writing FFh resets WD timer if accomplished at appropriate time

Figure 8-65. WD_INPUT_TRIG Register

7	6	5	4	3	2	1	0
WD_INPUT							

Figure 8-65. WD_INPUT_TRIG Register (continued)

W1C-0b

Table 8-21. WD_INPUT_TRIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	WD_INPUT	R/W1C	0b	Write FFh to trigger WD

8.6.12 WD_RST_PULSE Register (Address = 16h) [reset = 40h]

WD_RST_PULSE is shown in [Figure 8-66](#) and described in [Table 8-22](#).

Return to [Summary Table](#).

Sets the watchdog error counter value.

Figure 8-66. WD_RST_PULSE Register

7	6	5	4	3	2	1	0
WD_ERR_CNT_SET		RSVD					
R/W-01b		R-000000b					

Table 8-22. WD_RST_PULSE Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	WD_ERR_CNT_SET	R/W	01b	Sets the watchdog event error counter that upon reaching the count value, will cause the watchdog action. 00b = Immediate trigger on each WD fail 01b = Triggers when counter reaches 5 10b = Triggers when counter reaches 9 11b = Triggers when counter reaches 15
5-0	RSVD	R	000000b	Reserved

8.6.13 FSM_CONFIG Register (Address = 17h) [reset = 0h]

FSM_CONFIG is shown in [Figure 8-67](#) and described in [Table 8-23](#).

Return to [Summary Table](#).

Configures the fail-safe mode

Figure 8-67. FSM_CONFIG Register

7	6	5	4	3	2	1	0
FS_CNTR_ACT				FS_STAT		FSM_DIS	
R/W-0000b				RH-000b		R/W-0b	

Table 8-23. FSM_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	FSM_CNTR_ACT	R/W	0b	Action if fail safe counter exceeds programmed value 000b = Disabled 0001b = Pull WKRQ/INH low for 1 s 0010b = Perform soft reset 0011b = Perform hard reset - POR 0100b = Stop responding to wake events and go to sleep until power cycle reset 0101b = Reserved 0110b = Reserved 0111b = Reserved 1001b = Turn off VCC for 300 ms and set interrupt <div style="text-align: center;">Note</div> <ul style="list-style-type: none"> • If LIMP is configured as INH then 0001b will impact cause the LIMP pin to go low for 1 s. • All other values reserved
3-1	FSM_STAT	RH	0b	Reason for entering failsafe mode 000b = Not in FS mode 001b = Thermal shut down event 010b = Reserved 011b = UV _{CC} 100b = OV _{CC} 101b = V _{CCSC} 110b = Watchdog failure 111b = Restart counter exceeded These values are held until cleared by writing 0h to FSM_CNTR_STAT
0	FSM_DIS	R/W	0b	Fail safe mode disable: Excludes power up fail safe 0b = Enabled 1b = Disabled

ADVANCE INFORMATION

8.6.14 FSM_CNTR Register (Address = 18h) [reset = 0h]

FSM_CNTR is shown in [Figure 8-68](#) and described in [Table 8-24](#).

Return to [Summary Table](#).

Set fail safe counter and status

Figure 8-68. FSM_CNTR Register

7	6	5	4	3	2	1	0
FSM_CNTR_SET				FSM_CNTR_STAT			
R/W-0b				RH-0b			

Table 8-24. FSM_CNTR Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	FSM_CNTR_SET	R/W	0b	Sets the number of times FS mode enters before action taken. Value is one less than the number of times FS mode is entered. Range is 0-15, representing entering Failsafe mode 1-16 times
3-0	FSM_CNTR_STAT	RH	0b	Reads back the number of time FSM has been entered in a row up to 15. Can be cleared by writing 0h.

8.6.15 DEVICE_RST Register (Address = 19h) [reset = 0h]

DEVICE_RST is shown in [Figure 8-69](#) and described in [Table 8-25](#).

Return to [Summary Table](#).

Forces a soft or hard reset.

Figure 8-69. DEVICE_RST Register

7	6	5	4	3	2	1	0
RESERVED						SF_RST	HD_RST
R-0b						R/W1C-0b	R/W1C-0b

Table 8-25. DEVICE_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
7-2	RESERVED	R	0b	Reserved
1	SF_RST	R/W1C	0b	Soft Reset: Writing a 1 causes a soft reset. Device registers return to default values while keeping INH on.
0	HD_RST	R/W1C	0b	Hard Reset: Forces a power on reset when writing a 1. Note NOTE: This will set the PWRON interrupt flag.

8.6.16 DEVICE_CONFIG (Address = 1Ah) [reset = 80h]

DEVICE_CONFIG is shown in [Figure 8-70](#) and described in [Table 8-26](#)

Return to [Summary Table](#).

Enables SPI to work in sleep mode if V_{IO} is available.

WKRQ/INH and LIMP pin configuration.

Figure 8-70. DEVICE_CONFIG Register

7	6	5	4	3	2	1	0
WKRQ_POL_SEL	WKRQ_INH_DIS	INH_LIMP_SEL	LIMP_DIS	LIMP_SEL_RESET		LIMP_RESET	RSVD
R/W-1b	R/W-0b	R/W - 0b	R/W - 0b	R/W - 00b		R/W1C - 0b	R - 0b

Table 8-26. DEVICE_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7	WKRQ_POL_SEL	R/W	1b	Selects the polarity for the WKRQ pin 0b = Low 1b = High
6	WKRQ_INH_DIS	R/W	0b	WKRQ/INH pin disable 0b = Enabled 1b = Disabled
5	INH_LIMP_SEL	R/W	0b	Pin function select function of INH pin 0b = INH 1b = LIMP Note: This only works if WKRQ/INH pin is configured for INH at power-up. If pin is WKRQ writing to this bit will be ignored.
4	LIMP_DIS	R/W	0b	LIMP pin disable 0b = Enabled 1b = Disabled
3-2	LIMP_SEL_RESET	R/W	0b	Selects the method to reset/turnoff the LIMP pin 00b = On third successful input trigger the error counter receives 01b = First correct input trigger 10b = SPI write to 8'h1A[1] = 1 11b = Reserved
1	LIMP_RESET	R/W1C	0b	LIMP reset Writing a one to this location resets the LIMP pin to off state and bit automatically clears
0	RSVD	R	0b	Reserved

8.6.17 DEVICE_CONFIG2 (Address = 1Bh) [reset = 0h]

DEVICE_CONFIG2 is shown in [Figure 8-71](#) and described in [Table 8-27](#)

Return to [Summary Table](#).

LIMP pin configuration and control.

Figure 8-71. DEVICE_CONFIG2 Register

7	6	5	4	3	2	1	0
LIMP_HSS_SEL		LIMP_HSS_CNTL			LIMP_HSS_ON	WAKE_WIDTH_MAX_DIS	RSVD
R/W-00b		R/W-000b			R/W-0b	R/W-0b	R-0b

Table 8-27. DEVICE_CONFIG2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	LIMP_HSS_SEL	R/W	00b	Selects LIMP pin function 00b = LIMP 01b = High side switch 10b = INH 11b = Reserved
5-3	LIMP_HSS_CNTL	R/W	000b	Selects the method of control for the LIMP pin when configured as a high side switch 000b = On/Off 001b = PWM1 010b = PWM2 011b = Timer1 100b = Timer2 101b - 111b = Reserved
2	LIMP_HSS_ON	R/W	0b	When LIMP is configured as HSS and control is On/Off this bit turns on or off the LIMP pin. 0b = Off 1b = On
1	WAKE_WIDTH_MAX_DIS	R/W	0b	Disables the Max limit, $t_{WK_PULSE_WIDTH_MAX}$ detection when pulse is selected for WAKE pin wake up. 0b = Enabled 1b = Disabled
0	RSVD	R	0b	Reserved

8.6.18 SWE_TIMER (Address = 1Ch) [reset = 30h]

SWE_TIMER is shown in [Figure 8-72](#) and described in [Table 8-28](#)

Return to [Summary Table](#).

Sleep wake error timer configuration. Power up always sets to default value

Figure 8-72. SWE_TIMER Register

7	6	5	4	3	2	1	0
SWE_DIS	SWE_TIMER_SET					RSVD	
R/W-0b	R/W-0110b					R	

Table 8-28. SWE_TIMER Register Field Descriptions

Bit	Field	Type	Reset	Description
7	SWE_DIS	R/W	0b	Sleep wake error disable: NOTE: This disables the device from starting the t_{NACT_FS} timer. If enabled, a SPI read or write must take place within this window or the device will go back to sleep. 0b = Enabled 1b = Disabled

Table 8-28. SWE_TIMER Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
6-3	SWE_TIMER_SET	R/W	0110b	Sets the timer used for t_{INACT_FS} (minutes) 0000b = 2 0001b = 2.5 0010b = 3 0011b = 3.5 0100b = 4 0101b = 4.5 0110b = 5 (default) 0111b = 5.5 1000b = 6 1001b = 6.5 1010b = 8 1011b = 8.5 1100b = 10 1101b = 0.5 1111b = 1
2-0	RSVD	R	0b	Reserved

8.6.19 LIN_CNTL (Address = 1Dh) [reset = 00h]

LIN_CNTL is shown in [Figure 8-73](#) and described in [Table 8-29](#)

Return to [Summary Table](#).

LIN transceiver mode and DTO control. Port 1 is the TLIN1431x-Q1 LIN control.

Figure 8-73. LIN_CNTL Register

7	6	5	4	3	2	1	0
LIN_MODE		LIN.DTO.DIS	LIN_RSVD				
R/W/H-00b		R/W - 0b	R - 00000b				

Table 8-29. LIN_CNTL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	LIN_MODE	R/W/H	00b	Port 1 LIN mode control 00b = Standby mode 01b = Sleep Mode 10b = Normal Mode 11b = Fast Mode
5	LIN.DTO.DIS	R/W	0b	Port 1 LIN dominant state timeout disable 0b = Enabled 1b = Disabled
4-0	LIN_RSVD	R	00000b	Reserved

8.6.20 HSS_CNTL (Address = 1Eh) [reset = 0h]

HSS_CNTL is shown in [Figure 8-74](#) and described in [Table 8-30](#)

Return to [Summary Table](#).

HSS high side switch control.

Figure 8-74. HSS_CNTL Register

7	6	5	4	3	2	1	0
HSS_EN	HSS_CNTL			HSS_RSVD			
R/W-0b	R/W-000b			R-0000b			

Table 8-30. HSS_CNTL Register Field Descriptions

Bit	Field	Type	Reset	Description
7	HSS_EN	R/W	0b	High side switch, HSS, enable 0b = Disabled 1b = Enabled
6-4	HSS_CNTL	R/W	000b	Control for HSS 000b = On/Off 001b = PWM1 010b = PWM2 011b = Timer1 100b = Timer2 101b = HSSC 110b - 111b = Reserved Note: selecting HSSC control disables FSO output capability
3-0	HSS_RSVD	R/W	0000b	Reserved

8.6.21 PWM1_CNTL1 (Address = 1Fh) [reset = 0h]

PWM1_CNTL1 is shown in [Figure 8-75](#) and described in [Table 8-31](#)

Return to [Summary Table](#).

Sets the pulse width modulation frequency, PWM1.

Figure 8-75. PWM1_CNTL1 Register

7	6	5	4	3	2	1	0
PWM1_FREQ	PWM1_FREQ_RSVD						
R/W-0b	R-0b						

Table 8-31. PWM1_CNTL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	PWM1_FREQ	R/W	0b	PWM frequency select (Hz) 0b = 200 1b = 400
6-0	PWM1_FREQ_RSVD	R	0b	Reserved

8.6.22 PWM1_CNTL2 (Address = 20h) [reset = 0h]

PWM1_CNTL2 is shown in [Figure 8-76](#) and described in [Table 8-32](#)

Return to [Summary Table](#).

Set the two most significant bit for the 10-bit PWM1. These work with register h'21

Figure 8-76. PWM1_CNTL2 Register

7	6	5	4	3	2	1	0
PWM1_RSVD						PWM1_DC_MSB	
R-0b						R/W-00b	

Table 8-32. PWM1_CNTL2L Register Field Descriptions

Bit	Field	Type	Reset	Description
7-2	PWM1_RSVD	R	0b	Reserved
1-0	PWM1_DC_MSB	R/W	00b	Most significant two bits for 10-bit PWM1 duty cycle select. Works with 'h21[7:0] 00b = 100% off when used with 'h21[7:0] and it is 00h xxb = on time with an increase of ~ 0.1% when used with 'h21[7:0] 11b = 100% of when used with 'h21[7:0] and it is FFh

Note

Minimum on-time during PWM is limited to the on and off-time of the high side switch. This will make certain PWM values unusable like 00 0000 0001.

8.6.23 PWM1_CNTL3 (Address = 21h) [reset = 00h]

PWM1_CNTL3 is shown in [Figure 8-77](#) and described in [Table 8-33](#)

Return to [Summary Table](#).

Bits 0 - 7 of the 10-bit PWM1. Used with register h'20[1:0]

Figure 8-77. PWM1_CNTL3 Register

7	6	5	4	3	2	1	0
PWM1_DC							
R/W-00h							

Table 8-33. PWM1_CNTL3 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	PWM1_DC	R/W	00h	Bits 0 - 7 of the 10-bit PWM1 00h = 100% off when used with 'h20[1:0] = 00b xxh = On time with an increase of ~ 0.1% when used with 'h20[1:0] FFh = 100% on when used with 'h20[1:0] = 11b

8.6.24 PWM2_CNTL1 (Address = 22h) [reset = 0h]

PWM2_CNTL1 is shown in [Figure 8-78](#) and described in [Table 8-34](#)

Return to [Summary Table](#).

Sets the pulse width modulation frequency, PWM2.

Figure 8-78. PWM2_CNTL1 Register

7	6	5	4	3	2	1	0
PWM2_FREQ	PWM2_FREQ_RSVD						
R/W-0b	R-0b						

Table 8-34. PWM2_CNTL1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	PWM2_FREQ	R/W	0b	PWM frequency select (Hz) 0b = 200 1b = 400
6-0	PWM2_FREQ_RSVD	R	0b	Reserved

8.6.25 PWM2_CNTL2 (Address = 23h) [reset = 0h]

PWM2_CNTL2 is shown in [Figure 8-79](#) and described in [Table 8-35](#)

Return to [Summary Table](#).

Set the two most significant bit for the 10-bit PWM2. These work with register h'24

Figure 8-79. PWM2_CNTL2 Register

7	6	5	4	3	2	1	0
PWM2_RSVD						PWM2_DC_MSB	
R-0b						R/W-00b	

Table 8-35. PWM2_CNTL2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-2	PWM2_RSVD	R	0b	Reserved
1-0	PWM2_DC_MSB	R/W	00b	Most significant two bits for 10-bit PWM2 duty cycle select. Works with 'h24[7:0] 00b = 100% off when used with 'h24[7:0] and it is 00h xxb = on time with an increase of ~ 0.1% when used with 'h24[7:0] 11b = 100% of when used with 'h24[7:0] and it is FFh

8.6.26 PWM2_CNTL3 (Address = 24h) [reset = 0h]

PWM2_CNTL3 is shown in [Figure 8-80](#) and described in [Table 8-36](#)

Return to [Summary Table](#).

Bits 0 - 7 of the 10-bit PWM2. Used with register h'23[1:0]

Figure 8-80. PWM2_CNTL3 Register

7	6	5	4	3	2	1	0
PWM2_DC							
R/W-00h							

Table 8-36. PWM2_CNTL3 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	PWM2_DC	R/W	00h	Bits 0 - 7 of the 10-bit PWM2 00h = 100% off when used with 'h23[1:0] = 00b xxh = On time with an increase of ~ 0.1% when used with 'h23[1:0] FFh = 100% on when used with 'h23[1:0] = 11b

Note

Minimum on-time during PWM is limited to the on and off-time of the high side switch. This will make certain PWM values unusable like 00 0000 0001.

8.6.27 TIMER1_CONFIG (Address = 25h) [reset = 00h]

TIMER1_CONFIG is shown in [Figure 8-81](#) and described in [Table 8-37](#)

Return to [Summary Table](#).

Sets timer 1 period and on time. Careful selection is important as selecting a 200ms on width and a 10ms period is not possible.

Figure 8-81. TIMER1_CONFIG Register

7	6	5	4	3	2	1	0
TIMER1_ON_WIDTH				TIMER1_RSVD		TIMER1_PERIOD	
R/W-0h				R-0b		R/W-000b	

Table 8-37. TIMER1_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	TIMER1_ON_WIDTH	R/W	0b	<p>Sets the high side switch on time (ms) for timer 1</p> <p>0000b = Off (HSS is high impedance)</p> <p>0001b = 0.1</p> <p>0010b = 0.3</p> <p>0011b = 0.5</p> <p>0100b = 1</p> <p>0101b = 10</p> <p>0110b = 20</p> <p>0111b = 30</p> <p>1000b = 40</p> <p>1001b = 50</p> <p>1010b = 60</p> <p>1011b = 80</p> <p>1100b = 100</p> <p>1101b = 150</p> <p>1110b = 200</p> <p>1111b = On (HSS is on 100%)</p> <hr/> <p style="text-align: center;">Note</p> <p>NOTE: t_{WK_CYC} which is set by $t_{WK_CYC_SET}$ works with these times to determine if a state change has taken place on the WAKE pin. When t_{WK_CYC} is set at 65 μs the 100 μs on width time cannot be used.</p>
3	TIMER1_RSVD	R	0b	Reserved
2-0	TIMER1_PERIOD	R/W	0b	<p>Sets the timer period (ms) for timer 1</p> <p>000b = 10</p> <p>001b = 20</p> <p>010b = 50</p> <p>011b = 100</p> <p>100b = 200</p> <p>101b = 500</p> <p>110b = 1000</p> <p>111b = 2000</p>

8.6.28 TIMER2_CONFIG (Address = 26h) [reset = 00h]

TIMER2_CONFIG is shown in [Figure 8-82](#) and described in [Table 8-38](#)

Return to [Summary Table](#).

Sets timer 2 period and on time. Careful selection is important as selecting a 200ms on width and a 10ms period is not possible.

Figure 8-82. TIMER2_CONFIG Register

7	6	5	4	3	2	1	0
TIMER2_ON_WIDTH				TIMER2_RSVD	TIMER2_PERIOD		
R/W-0h				R-0b	R/W-000b		

Table 8-38. TIMER2_CONFIG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	TIMER2_ON_WIDTH	R/W	0b	Sets the high side switch on time (ms) for timer 2 0000b = Off (HSS is high impedance) 0001b = 0.1 0010b = 0.3 0011b = 0.5 0100b = 1 0101b = 10 0110b = 20 0111b = 30 1000b = 40 1001b = 50 1010b = 60 1011b = 80 1100b = 100 1101b = 150 1110b = 200 1111b = On (HSS is on 100%) <div style="text-align: center;"> Note NOTE: t_{WK_CYC} which is set by $t_{WK_CYC_SET}$ works with these times to determine if a state change has taken place on the WAKE pin. When t_{WK_CYC} is set at 65 μs the 100 μs on width time cannot be used. </div>
3	TIMER2_RSVD	R	0b	Reserved
2-0	TIMER2_PERIOD	R/W	0b	Sets the timer period (ms) for timer 2 000b = 10 001b = 20 010b = 50 011b = 100 100b = 200 101b = 500 110b = 1000 111b = 2000

ADVANCE INFORMATION

8.6.29 RSRT_CNTR (Address = 28h) [reset = 40h]

RSRT_CNTR is shown in [Figure 8-83](#) and described in [Table 8-39](#)

Return to [Summary Table](#).

Restart mode counter set and counter. Determines the number of times the device has entered restart mode and when it will transition to sleep mode once programmed counter value has been reached. Counter should be reset often to avoid this transition.

Figure 8-83. RSRT_CNTR Register

7	6	5	4	3	2	1	0
RSRT_CNTR_SEL				RSRT_CNTR			
R/W-4h				R/W1C-0h			

Table 8-39. RSRT_CNTR Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	RSRT_CNTR_SEL	R/W	4h	Selects the number of times the device can enter restart mode prior to device entering sleep mode. Range is 0-15, representing entering restart mode 1-16 times.
3-0	RSRT_CNTR	R/W1C	0h	Provides the number of times the device has entered restart mode and should be cleared prior to reaching the RSRT_CNTR_SEL value

8.6.30 nRST_CNTL (Address = 29h) [reset = 00h]

nRST_CNTL is shown in [Figure 8-84](#) and described in [Table 8-40](#)

Return to [Summary Table](#).

Configures nRST pin and FSO pin

Figure 8-84. nRST_CNTL Register

7	6	5	4	3	2	1	0
RSVD		nRST_PULSE_WIDTH	FSO_POL_SEL	FSO_SEL			RSVD
R-00b		R/W-0b	R/W-0b	R/W/H-000b			R-0b

Table 8-40. nRST_CNTL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	RSVD	R	00b	Reserved
5	nRST_PULSE_WIDTH	R/W	0b	Sets the pulse width for toggling nRST from high-->low-->high when device enters restart mode (ms) 0b = 2 1b = 15
4	FSO_POL_SEL	R/W	0b	Selects the polarity for the FSO pin 0b = Active low 1b = Active high Note Selects the output level when register 8'h29[3:1] = 110b making the pin a general-purpose output pin; 0 = Low and 1 = High
3-1	FSO_SEL	R/W/H	000b	Selects the information that will cause this pin to be pulled to the state selected by 'h29[4] 000b = V _{CC} Interrupt (overvoltage, undervoltage or short) 001b = WD interrupt event 010b = Reserved 011b = Local wake request (LWU) 100b = Bus wake request (WUP) 101b = Fail-safe mode entered 110b = General purpose output 111b = Reserved
0	RSVD	R	0b	Reserved

8.6.31 INT_GLOBAL Register (Address = 50h) [reset = A0h]

INT_GLOBAL is shown in [Figure 8-85](#) and described in [Table 8-41](#).

Return to [Summary Table](#).

Logical OR of all to certain interrupts

Figure 8-85. INT_GLOBAL Register

7	6	5	4	3	2	1	0
GLOBALERR	INT_1	INT_2	INT_3	RSVD	INT_4	RSVD	RSVD
RH-1b	RH-0b	RH-1b	RH-0b	RH-0b	RH-0b	R-0b	R-0b

Table 8-41. INT_GLOBAL Register Field Descriptions

Bit	Field	Type	Reset	Description
7	GLOBALERR	RH	1b	Logical OR of all interrupts
6	INT_1	RH	0b	Logical OR of INT_1 register
5	INT_2	RH	1b	Logical OR of INT_2 register

Table 8-41. INT_GLOBAL Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
4	INT_3	RH	0b	Logical OR of INT_3 register
3	RSVD	RH	0b	Reserved
2	INT_4	RH	0b	Logical OR of INT_4 register
1	RSVD	RH	0b	Reserved
0	RSVD	RH	0b	Reserved

8.6.32 INT_1 Register (Address = 51h) [reset = 0h]

INT_1 is shown in [Figure 8-86](#) and described in [Table 8-42](#).

Return to [Summary Table](#).

Figure 8-86. INT_1 Register

7	6	5	4	3	2	1	0
WD	RSVD	LWU	WKERR	RSVD			
R/W1C-0b	R-0b	R/W1C-0b	R/W1C-0b	R-0b			

Table 8-42. INT_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	WD	R/W1C	0b	Watchdog event interrupt. NOTE: This interrupt bit will be set for every watchdog error event and does not rely upon the Watchdog error counter
6	RSVD	R	0b	Reserved
5	LWU	R/W1C	0b	Local wake up
4	WKERR	R/W1C	0b	Wake error bit is set when the SWE timer has expired and the state machine has returned to Sleep mode
3-0	RSVD	R	0b	Reserved

8.6.33 INT_2 Register (Address = 52h) [reset = 40h]

INT_2 is shown in [Figure 8-87](#) and described in [Table 8-43](#).

Return to [Summary Table](#).

Figure 8-87. INT_2 Register

7	6	5	4	3	2	1	0
SMS	PWRON	OVCC	UVSUP	RSVD	UVCC	TSD_VCC_LIN	TSD_HSS_LIMP
R/W1C-0b	R/W1C-1b	R/W1C-0b	R/W1C-0b	R-0b	R/W1C-0b	R/W1C-0b	R/W1C-0b

Table 8-43. INT_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	SMS	R/W1C	0b	Sleep mode status flag. Only sets when sleep mode is entered by a fault
6	PWRON	R/W1C	1b	Power on
5	OVCC	R/W1C	0b	V _{CC} overvoltage
4	UVSUP	R/W1C	0b	V _{SUP} undervoltage
3	RSVD	R	0b	Reserved
2	UVCC	R/W1C	0b	V _{CC} undervoltage
1	TSD_VCC_LIN	R/W1C	0b	Thermal Shutdown due to VCC or LIN
0	TSD_HSS_LIMP	R/W1C	0b	Thermal Shutdown due to HSS or LIMP

8.6.34 INT_3 Register (Address 53h) [reset = 0h]

INT_3 is shown in [Figure 8-88](#) and described in [Table 8-44](#).

Return to [Summary Table](#).

Figure 8-88. INT_3 Register

7	6	5	4	3	2	1	0
SPIERR	RSVD	FSM	CRCERR	VCCSC	RSRT_CNT	RSVD	
R/W1C-0b	R-0b	R/W1C-0b	R/W1C/U-0b	R/W1C/U-0b	R/W1C/U-0b	R-0b	

Table 8-44. INT_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	SPIERR	R/W1C	0b	Sets when SPI status bit sets
6	RSVD	R	0b	Reserved
5	FSM	R/W1C	0b	Entered fail-safe mode. Can be cleared while in failsafe mode.
4	CRCERR	R/W1C/U	0b	SPI CRC error detected
3	VCCSC	R/W1C/U	0b	V _{CC} short detected
2	RSRT_CNT	R/W1C/U	0b	Restart counter exceeded programmed count
1-0	RSVD	R	0b	Reserved

8.6.35 INT_EN_1 Register (Address = 56h) [reset = B0h]

INT_EN_1 is shown in [Figure 8-89](#) and described in [Table 8-45](#).

Return to [Summary Table](#).

Interrupt mask for INT_1.

Figure 8-89. INT_EN_1 Register

7	6	5	4	3	2	1	0
WD_EN	RSVD	LWU_EN	WKERR_EN	RSVD			
R/W-1b	R-0b	R/W-1b	R/W-1b	R-0000b			

Table 8-45. INT_EN_1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	WD_EN	R/W	1b	Watchdog event interrupt enable
6	RSVD	R/W	0b	Reserved
5	LWU_EN	R/W	1b	Local wake up enable
4	WKERR_EN	R/W	1b	Wake error enable
3-0	RSVD	R	0000b	Reserved

8.6.36 INT_EN_2 Register (Address = 57h) [reset = 37h]

INT_EN_2 is shown in [Figure 8-90](#) and described in [Table 8-46](#).

Return to [Summary Table](#).

Interrupt mask for INT_2

Figure 8-90. INT_EN_2 Register

7	6	5	4	3	2	1	0
RSVD		OVCC_EN	UVSUP_EN	RSVD	UVCC_EN	TSD_VCC_LIN_EN	TSD_HSS_LMI_P_EN
R-0b		R/W-1b	R/W-1b	R-0b	R/W-1b	R/W-1b	R/W-1b

Table 8-46. INT_EN_2 Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	RSVD	R	0b	Reserved
5	OVCC_EN	R/W	1b	V _{CC} over voltage enable
4	UVSUP_EN	R/W	1b	V _{SUP} undervoltage enable
3	RSVD	R	0b	Reserved
2	UVCC_EN	R/W	1b	V _{CC} undervoltage enable
1	TSD_VCC_LIN_EN	R/W	1b	Thermal shutdown enable for VCC and LIN
0	TSD_HSS_LIMP_EN	R/W	1b	Thermal shutdown due to HSS or LIMP enable

8.6.37 INT_EN_3 Register (Address =58h) [reset = BCh]

INT_EN_3 is shown in [Figure 8-91](#) and described in [Table 8-47](#).

Return to [Summary Table](#).

Interrupt mask for INT_3

Figure 8-91. INT_EN_3 Register

7	6	5	4	3	2	1	0
SPIERR_EN	RSVD	FSM_EN	CRCERR_EN	VCCSC_EN	RSRT_CNT_EN	RSVD	
R/W-1b	R-0b	R/W-1b	R/W-1b	R/W-1b	R/W-1b	R-0b	

Table 8-47. INT_EN_3 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	SPIERR_ENABLE	R/W	1b	SPI error interrupt enable
6	RSVD	R	0b	Reserved
5	FSM_ENABLE	R/W	1b	Fail-safe mode interrupt enable
4	CRCERR_EN	R/W	1b	SPI CRC error interrupt enable
3	VCCSC_EN	R/W	1b	VCC short circuit interrupt enable
2	RSRT_CNT_EN	R/W	1b	Exceeding programmed restart counter interrupt enable
1-0	RSVD	R	0b	Reserved

8.6.38 INT_4 Register (Address = 5Ah) [reset = 0h]

INT_4 is shown in [Figure 8-92](#) and described in [Table 8-48](#).

Return to [Summary Table](#).

Interrupt for LIN and high side switch

Figure 8-92. INT_4 Register

7	6	5	4	3	2	1	0
LIN_WUP	LIN_DTO	RSVD		HSSOC	HSSOL	RSVD	
R/W1C-0b	R/W1C-0b	R-00b		R/W1C-0b	R/W1C-0b	R-00b	

Table 8-48. INT_4 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	LIN_WUP	R/W1C	0b	LIN bus wake
6	LIN_DTO	R/W1C	0b	LIN dominant state timeout
5-4	RSVD	R	00b	Reserved
3	HSSOC	R/W1C	0b	High side switch over current
2	HSSOL	R/W1C	0b	High side switch open load

Table 8-48. INT_4 Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
1-0	RSVD	R	00b	Reserved

8.6.39 INT_EN_4 Register (Address = 5Eh) [reset = CCh]

INT_EN_4 is shown in [Figure 8-93](#) and described in [Table 8-49](#).

Return to [Summary Table](#).

Interrupt mask for INT_4.

Figure 8-93. INT_EN_4 Register

7	6	5	4	3	2	1	0
LIN_WUP_EN	LIN_DTO_EN	RSVD		HSSOC_EN	HSSOL_EN	RSVD	
R/W-1b	R/W-1b	R-00b		R/W-1b	R/W-1b	R-00b	

Table 8-49. INT_EN_4 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	LIN_WUP_EN	R/W	1b	LIN bus wake interrupt enable
6	LIN_DTO_EN	R/W	1b	LIN dominant state timeout interrupt enable
5-4	RSVD	R	00b	Reserved
3	HSSOC_EN	R/W	1b	High side switch over current interrupt enable
2	HSSOL_EN	R/W	1b	High side switch open load interrupt enable
1-0	RSVD	R	00b	Reserved

8.6.40 Reserved Registers

All other registers not provided up to 'h7F are reserved.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TLIN1431x-Q1 can be used in both responder node and commander node applications in a LIN network. The device comes with the ability to support remote wake up request and local wake up request. It can provide the power to the local processor as well as providing watchdog supervision for the processor.

9.1.1 Device Brownout Information

During a brownout condition where V_{SUP} stays above V_{nPORF} , the device pin and mode behavior is as per [Figure 9-1](#). When V_{SUP} falls below V_{nPORF} , the device enters power-on reset as per [Figure 9-2](#)




Figure 9-1. Brownout Above V_{nPORF}




Figure 9-2. Brownout Below V_{nPORF}

9.2 Typical Application

The device comes with an integrated 45 kΩ pull-up resistor and series diode for responder node applications. For commander node applications, an external 1 kΩ pull-up resistor with series blocking diode can be used. [Figure 9-3](#) shows the device in SPI control mode in a responder node application. [Figure 9-4](#) shows the device in pin control mode for a responder node application.




Figure 9-3. Typical LIN Responder Node in SPI Control Mode

ADVANCE INFORMATION




Figure 9-4. Typical LIN Responder Node in Pin Control Mode

9.2.1 Design Requirements

9.2.1.1 Normal Mode Application Note

When using the TLIN1431x-Q1 in systems which are monitoring the RXD pin for a wake-up request, special care should be taken during the mode transitions. The output of the RXD pin is indeterminate for the transition period between states as the receivers are switched. The application software should not look for an edge on the RXD pin indicating a wake-up request until $t_{\text{MODE_CHANGE}}$. This is shown in [Figure 7-5](#). When transitioning to normal mode, there is an initialization period shown as t_{NOMINIT} .

9.2.1.2 Standby Mode Application Note

If the TLIN1431x-Q1 detects an under-voltage on V_{SUP} , the RXD pin transitions low, and signals to the software that the device is in standby mode and should be returned to sleep mode for the lowest power state.

9.2.1.3 TXD Dominant State Timeout Application Note

The minimum dominant TXD time allowed by the minimum $t_{\text{TXD_DTO}}$ limits the minimum possible data rate of the device. The LIN protocol has different constraints for commander and responder node applications. Thus, there are different maximum consecutive dominant bits for each application case and thus different minimum data rates.

9.2.2 Detailed Design Procedures

Commander node applications require an external 1 k Ω pull-up resistor and serial diode.

9.3 Power Supply Recommendations

The TLIN1431x-Q1 was designed to operate directly off a car battery, or any other DC supply ranging from 5.5 V to 28 V. A 100 nF decoupling capacitor should be placed as close to the V_{SUP} pin of the device as possible.

9.4 Layout

PCB design should start with design of the protection and filtering circuitry because ESD and EFT have a wide frequency bandwidth from approximately 3 MHz to 3 GHz. High frequency layout techniques must be applied during PCB design. Placement at the connector also prevents these noisy events from propagating further into the PCB and system.

9.4.1 Layout Guidelines

The layout example and information below are for a responder node with the following configuration: See [Figure 9-5](#).

- Responder node
- SPI control
- WKRQ
- WAKE and High-side switch configured for cyclic sensing

The following are the layout guidelines based upon the provided configuration:

- **Pin 1 (V_{SUP}):** This is the supply pin for the device. A 100 nF decoupling capacitor (C1) should be placed as close to the device as possible. Other bulk decoupling capacitance should be considered.
- **Pin 2 (V_{CC}):** Output source, either 3.3 V or 5 V depending upon the version of the device and has a 10 μF decoupling capacitor (C2) to ground as close to the device as possible. This pin is connected to external circuitry for a limp home mode if the watchdog has timed out causing a reset
- **Pin 3 ($n\text{RST}$):** This pin connects to the processors and functions in one of two manners; as a reset pin for the TLIN1431x-Q1 or an indicator to the processor of an under-voltage and watchdog failure event. The pin has a 10 k Ω resistor (R1) pulled up to the processor I/O voltage rail.
- **Pin 4 (WDT/CLK):** In SPI control mode, this pin (CLK) is connected directly to the processor as the SPI CLK input to the TLIN1431x-Q1.
- **Pin 5 ($n\text{WDR/SDO}$):** In SPI control mode, this pin (SDO) is connected directly to the processor as the SPI serial data output from the TLIN1431x-Q1.
- **Pin 6 (WDI/SDI):** In SPI control mode, this pin (SDI) is connected directly to the processor as the SPI serial data input into the TLIN1431x-Q1.

- **Pin 7 (PIN/nCS):** For SPI control mode, this pin (nCS) should be connected directly to the processor as the SPI chip select to the TLIN1431x-Q1.
- **Pin 8 (EN/nINT):** In SPI control mode, this pin becomes an output interrupt pin that is provided to the processor.
- **Pin 9 (HSSC/FSO):** In SPI control mode, this pin (FSO) is connected directly to the processor, external transceiver or general purpose SBC as a selectable interrupt or control pin.
- **Pin 10 (PV):** This pin is connected directly to a processor ADC and has a 20 pF capacitor (C3) to GND.
- **Pin 11 (DIV_ON):** The pin is connected to a processor which controls when the V_{BAT} monitoring in the TLIN1431x-Q1 is enabled.
- **Pin 12 (TXD):** The TXD pin is the LIN transceiver input from the processors. A series resistor can be placed to limit the input current to the device in the event of an over-voltage on this pin. A capacitor to ground can be placed close to the input pin of the device to filter noise. These are system level dependent and not covered here as usually not needed.
- **Pin 13 (RXD):** The RXD is the LIN transceiver receive output to the processor. The pin is a push-pull output and can be connected directly to the processor without external pull-ups.
- **Pin 14 (GND):** This is the ground connection for the device. This pin should be tied to the ground plane through a short trace with the use of two vias to limit total return inductance.
- **Pin 15 (LIN):** This pin connects to the LIN bus. For responder nodes, a 220 pF capacitor (C4) to ground is implemented. For commander nodes, an additional series resistor and blocking diode should be placed between the LIN pin and the V_{SUP} pin.
- **Pin 16 (WKRQ/INH):** This pin can be the high-voltage inhibit output pin or the digital wake output pin. The example shows the pin configured as WKRQ which requires a 100 k Ω resistor (R2) to ground at power up.
- **Pin 17 (WAKE):** This pin connects to V_{SUP} through a resistor divider (R3 and R4) with the center tap connected to a switch to ground or V_{SUP} and is used as the local wake up pin. A 10 nF capacitor (C5) to ground should be placed at this center tap as shown in the application drawings. In the layout example, the pin is configured to work with the HSS pin using the cyclic sensing wake capability of the device.
- **Pin 18 (HSS):** This pin is the high-side switch output
- **Pin 19 (LIMP):** This pin as a high-side switch that is used for a limp home function that provides V_{SUP} to an external circuit which is not shown.
- **Pin 20 (VBAT):** This pin is used for battery monitoring is comes from the battery prior to the blocking diode. It has a 470 Ω resistor (R5) in series and a 100 nF capacitor (C6) to GND.

Note

All ground and power connections should be made as short as possible and use at least two vias to minimize the total loop inductance.

9.4.2 Layout Example

This is a layout example for the TLIN1431x-Q1 configured for SPI control supporting following:

- Cyclic Sensing using the WAKE pin and HSS pin
- Digital wake output, WKRQ pin.




Figure 9-5. Layout Example

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

- LIN Standards:
 - ISO 17987-1: Road vehicles -- Local Interconnect Network (LIN) -- Part 1: General information and use case definition
 - ISO 17987-4:2016: Road vehicles -- Local Interconnect Network (LIN) -- Part 4: Electrical Physical Layer (EPL) specification 12V/24V
 - SAEJ2602-1:2021: LIN Network for Vehicle Applications
 - LIN2.0, LIN2.1, LIN2.2 and LIN2.2A specification
- EMC requirements:
 - SAE J2962-2:
 - HW Requirements for CAN, LIN, FR V1.3: German OEM requirements for LIN
 - ISO 10605: Road vehicles - Test methods for electrical disturbances from electrostatic discharge
 - ISO 11452-4:2011: Road vehicles - Component test methods for electrical disturbances from narrowband radiated electromagnetic energy - Part 4: Harness excitation methods
 - ISO 7637-1:2015: Road vehicles - Electrical disturbances from conduction and coupling - Part 1: Definitions and general considerations
 - ISO 7637-3: Road vehicles - Electrical disturbances from conduction and coupling - Part 3: Electrical transient transmission by capacitive and inductive coupling via lines other than supply lines
 - IEC 62132-4:2006: Integrated circuits - Measurement of electromagnetic immunity 150 kHz to 1 GHz - Part 4: Direct RF power injection method
 - IEC 61000-4-2
 - IEC 61967-4
 - CISPR25
- Conformance Test requirements:
 - ISO 17987-7: Road vehicles -- Local Interconnect Network (LIN) -- Part 7: Electrical Physical Layer (EPL) conformance test specification
 - SAE J2602-2:2021: LIN Network for Vehicle Applications Conformance Test

Application Notes:

[TLINx441 LDO Performance, SLLA427](#)

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary


TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

11.1 Package Option Addendum

11.1.1 Tape and Reel Information




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLIN14313RGYRQ1	VQFN	RGY	20	3000	3330.0	12.4	3.8	4.8	1.18	8.0	12.0	Q1
TLIN14315RGYRQ1	VQFN	RGY	20	3000	3330.0	12.4	3.8	4.8	1.18	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLIN14313RQ1	VQFN	RGY	20	3000	370.0	355.0	55.0
TLIN14315RQ1	VQFN	RGY	20	3000	370.0	355.0	55.0

ADVANCE INFORMATION

11.1.2 Mechanical Data




PACKAGE OUTLINE

RGY0020C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

ADVANCE INFORMATION



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RGY0020C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slue271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

www.ti.com

ADVANCE INFORMATION


EXAMPLE STENCIL DESIGN

RGY0020C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

ADVANCE INFORMATION



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PTLIN14313RGYRQ1	ACTIVE	VQFN	RGY	20	3000	TBD	Call TI	Call TI	-40 to 125		Samples
PTLIN14315RGYRQ1	ACTIVE	VQFN	RGY	20	3000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated