

Migrating From TMS320C5535 to TMS320C5545

NK Vasantha Kumar

ABSTRACT

This application report provides a summary of the similarities and differences between the TMS320C5535 and TMS320C5545 devices to minimize changes required to migrate from TMS320C5535 to TMS320C5545.

Contents

1	Introduction	2
2	Basic Feature Comparisons	2
3	Module Comparison	2
4	Pin-Out Comparison	3
5	Package Comparison	6

List of Figures

1	C5545 Pin Map	7
2	C5535 Pin Map	8

List of Tables

1	Feature Comparison	2
2	Pin-Out Comparison	3
3	Package Comparison Table	6

1 Introduction

Both C5535 and C5545 are next generation devices of the C5515 single core DSP family products which incorporate new features and improvements based on customer’s feedback and requirements.

1.1 The Purpose of C5545

C5545 is not intended as a drop-in replacement to C5535. C5545 is intended to free up increasingly valuable printed circuit board (PCB) space. C5545 provides the same peripherals and functional features as the C5535 but is packaged in a smaller package and reduced pin out for easy routing.

2 Basic Feature Comparisons

Table 1 highlights the differences in features between the two devices (processor operating frequencies, device operating temperature range, device package size and # of pins).

Table 1. Feature Comparison

	TMS320C5535	TMS320C5545
DSP	1 C55 v3.3	1 C55 v3.3
DSP MHz (Max.)	50, 100	60, 100, 120
Other hardware acceleration	FFT Coprocessor	FFT Coprocessor
Total on-chip memory - RAM	320KB	320KB
On-chip memory - SARAM	256KB SARAM	256KB SARAM
On-chip memory - DARAM	64KB DARAM	64KB DARAM
On-chip memory - SAROM	128KB SAROM	128KB SAROM
General-purpose memory	N/A	N/A
DRAM	N/A	N/A
Host-post interface (HPI)	N/A	N/A
Multichannel buffered serial port (McBSP)	N/A	N/A
Universal asynchronous receiver/transmitter (UART)	1	1
Serial Communications Interface (SCI)		
Inter-IC Sound (I2S)	4	4
Serial peripheral interface (SPI)	1 with 4 chip selects	1 with 3 chip selects
Liquid crystal display (LCD)	1	1
USB 2.0	1 (Full and High Speed, Device Only)	1 (Full and High Speed, Device Only)
Multimedia Card (MMC)/Secure Digital (SD)	2 (no MMC, eMMC/SD)	2 (no MMC, eMMC/SD)
Analog-to-Digital Converter (ADC)	4-Pin 10 Bit	3-pin 10 Bit
Inter-Integrated Circuit (I2C)	1 master or slave	1 master or slave
DMA (Ch)	4-Ch each with 4-Ch for a total of 16-Ch	4-Ch each with 4-Ch for a total of 16-Ch
Timer	2 32-bit GP, 1 32-bit GP or watchdog	2 32-bit GP, 1 32-bit GP or watchdog
Real-Time Clock (RTC)	1	1
Low Drop Out (LDO)	ANA_LDO, USB_LDO, DSP_LDO	ANA_LDO, USB_LDO, DSP_LDO
IO Supply (V)	1.8, 2.5, 2.75, 3.3	1.8, 2.5, 2.75, 3.3
Operating temperature range (°C)	-10 to 70, -40 to 85	-10 to 70, -40 to 85
Pin/Package	144BGA MICROSTAR	118BGA MICROSTAR
BGA Package Size	12 x 12 mm	7 x 7 mm

3 Module Comparison

This section describes the module differences requiring development migrating from C5535 to C5545.

As shown in Table 1, both devices support major module peripherals. The only affected modules are the SAR ADC and RTC. Plus the XF pin is removed.

3.1 SAR ADC

GPAIN0 pin is not supported in C5545. This is a 3.6-V tolerant analog input with internal voltage division for conversion of battery voltage.

3.2 RTC

The wakeup feature is removed in C5545. As a result, RTC_CLKOUT and WAKEUP pins are removed.

3.3 XF

XF is set high by the BSET XF instruction and XF is set low by the BCLR XF instruction or by writing to bit 13 of the ST1_55 register. This pin is not supported in C5545.

3.4 LCD_CS1_E1/SPI_CS1

This pin is also removed from C5545.

4 Pin-Out Comparison

This section lists the pins that are removed from C5545.

As described in above section, some functions are removed in order to reduce the pin count for a smaller package. This is the list of pins not supported in C5545: GPAIN0, RTC_CLKOUT, WAKEUP, XF, LCD_CS1_E1/SPI_CS1, RSV1, RSV2, RSV6, RSV7, RSV8, RSV9, RSV11 and RSV12.

RSV17 in C5545 is the same as RSV7 in C5535.

USB_VSSA1P3 is internally tied to USB_VSS1P3.

Table 2. Pin-Out Comparison

C5535 Package Pin	C5535 Data Sheet Name	C5545 Package Pin	C5545 Data Sheet Name
A1	V _{SSA_PLL}	E8	V _{SSA_PLL}
A2	CLKOUT	C12	CLKOUT
A3	RTC_CLKOUT	N/A	NOT SUPPORTED - Removed to Reduce Pin Count
A4	SDA	D11	SDA
A5	WAKEUP	N/A	NOT SUPPORTED - Removed to Reduce Pin Count
A6	RTC_XO	E11	RTC_XO
A7	RTC_XI	F11	RTC_XI
A8	GPAIN0	N/A	NOT SUPPORTED - Removed to Reduce Pin Count
A9	GPAIN2	F10	GPAIN2
A10	GPAIN3	J12	GPAIN3
A11	RSV4	H10	RSV4
A12	RSV0	L12	RSV0
A13	DSP_LDOO	M11	DSP_LDOO
A14	V _{SS}	See ⁽¹⁾	V _{SS}
B1	INT1	C11	INT1
B2	V _{SS}	See ⁽¹⁾	V _{SS}
B3	V _{SS}	See ⁽¹⁾	V _{SS}
B4	CV _{DDRRTC}		
B5	CV _{DDRRTC}	D10	CVDDRRTC
B6	V _{SSA_ANA}	K12	V _{SSA_ANA}
B7	V _{DDA_ANA}	G11	V _{DDA_ANA}
B8	GPAIN1	F8	GPAIN1
B9	ANA_LDOO	H11	ANA_LDOO
B10	LDOI	L11	LDOI

Table 2. Pin-Out Comparison (continued)

C5535 Package Pin	C5535 Data Sheet Name	C5545 Package Pin	C5545 Data Sheet Name
B11	RSV5	J10	RSV5
B12	RSV3	K11	RSV3
B13	RSV6	N/A	NOT SUPPORTED
B14	LDOI	L10	LDOI
C1	CLKIN	E12	CLKIN
C2	INT0	B12	INT0
C3	DV _{DDRTC}	F12	DV _{DDRTC}
C4	SCL	B11	SCL
C5	V _{SSRTC}	G12	V _{SSRTC}
C6	DV _{DDIO}	B10	DV _{DDIO}
C7	V _{DDA_PLL}	E10	V _{DDA_PLL}
C8	V _{SS}	See ⁽¹⁾	V _{SS}
C9	V _{SSA_ANA}	H12	V _{SSA_ANA}
C10	BG_CAP	J11	BG_CAP
C11	CV _{DD}	See ⁽²⁾	CV _{DD}
C12	V _{SS}	See ⁽¹⁾	V _{SS}
C13	DSP_LDO_EN	M12	DSP_LDO_EN
C14	LDOI	L11	LDOI
D1	CLK_SEL	D12	CLK_SEL
D2	RESET	A11	RESET
D3	CV _{DD}	See ⁽²⁾	CV _{DD}
D4	V _{SS}	See ⁽¹⁾	V _{SS}
D5	V _{SS}	See ⁽¹⁾	V _{SS}
D10	V _{SS}	See ⁽¹⁾	V _{SS}
D11	CV _{DD}	See ⁽²⁾	CV _{DD}
D12	USB_V _{SSOSC}	M9	USB_V _{SSOSC}
D13	USB_LDOO	M10	USB_LDOO
D14	USB_MXO	K9	USB_MXO
E1	RSV7	M5	REV17 (NAME CHANGED)
E2	RSV11	N/A	NOT SUPPORTED - Removed to Reduce Pin Count
E3	V _{SS}	A2	V _{SS}
E4	V _{SS}	See ⁽¹⁾	V _{SS}
E11	V _{SS}	See ⁽¹⁾	V _{SS}
E12	USB_V _{DD1P3}	M8	USB_V _{DD1P3}
E13	USB_V _{DDOSC}	K8	USB_V _{DDOSC}
E14	USB_MXI	L9	USB_MXI
F1	RSV8	N/A	NOT SUPPORTED - Removed to Reduce Pin Count
F2	CV _{DD}	See ⁽²⁾	CV _{DD}
F3	V _{SS}	See ⁽¹⁾	V _{SS}
F12	USB_V _{SSREF}	H8	USB_V _{SSREF}
F13	USB_V _{SSPLL}	L8	USB_V _{SSPLL}
F14	USB_V _{DD1P3}	L5	USB_V _{DD1P3}
G1	RSV9	N/A	NOT SUPPORTED - Removed to Reduce Pin Count
G2	RSV12	N/A	NOT SUPPORTED - Removed to Reduce Pin Count
G3	CV _{DD}	See ⁽²⁾	CV _{DD}
G12	USB_V _{DDA3P3}	L7	USB_V _{DDA3P3}
G13	USB_V _{DDPLL}	M7	USB_V _{DDPLL}

Table 2. Pin-Out Comparison (continued)

C5535 Package Pin	C5535 Data Sheet Name	C5545 Package Pin	C5545 Data Sheet Name
G14	USB_R1	K7	USB_R1
H1	RSV10	N/A	NOT SUPPORTED - Removed to Reduce Pin Count
H2	CV _{DD}	See ⁽²⁾	CV _{DD}
H3	V _{SS}	See ⁽¹⁾	V _{SS}
H12	USB_V _{DDA1P3}	K6	USB_V _{DDA1P3}
H13	USB_V _{SSA3P3}	H7	USB_V _{SSA3P3}
H14	USB_DP	L6	USB_DP
J1	SD0_D0/I2S0_DX/GP[2]	D5	SD0_D0/I2S0_DX/GP[2]
J2	LCD_D[2]/GP[12]	E2	LCD_D[2]/GP[12]
J3	XF	N/A	NOT SUPPORTED - Removed to Reduce Pin Count
J12	USB_V _{SSA1P3}	N/A	INTERNALLY TIED TO USB_V _{SS1P3}
J13	V _{SS}	See ⁽¹⁾	V _{SS}
J14	USB_DM	M6	USB_DM
K1	LCD_D[1]/SPI_TX	C2	LCD_D[1]/SPI_TX
K2	TDI	D4	TDI
K3	V _{SS}	See ⁽¹⁾	V _{SS}
K4	V _{SS}	See ⁽¹⁾	V _{SS}
K11	CV _{DD}	See ⁽²⁾	CV _{DD}
K12	RSV1	N/A	NOT SUPPORTED - Removed to Reduce Pin Count
K13	USB_V _{DD1P3}	N/A	SAME AS L5 AND M8
K14	USB_V _{SS1P3}	H6	USB_V _{SS1P3}
L1	LCD_CS0_E0/SPI_CS0	A2	LCD_CS0_E0/SPI_CS0
L2	EMU0	B3	EMU0
L3	LCD_EN_RDB/SPI_CLK	A1	LCD_EN_RDB/SPI_CLK
L4	DV _{DDIO}	D2	DV _{DDIO}
L5	V _{SS}	See ⁽¹⁾	V _{SS}
L10	V _{SS}	See ⁽¹⁾	V _{SS}
L11	SD1_CMD/I2S1_FS/GP[7]	L4	SD1_CMD/I2S1_FS/GP[7]
L12	SD1_D2/GP[10]	M4	SD1_D2/GP[10]
L13	RSV2	N/A	NOT SUPPORTED - Removed to Reduce Pin Count
L14	USB_VBUS	K5	USB_VBUS
M1	EMU1	B1	EMU1
M2	LCD_CS1_E1/SPI_CS1	N/A	NOT SUPPORTED - Removed to Reduce Pin Count
M3	DV _{DDIO}	H2	DV _{DDIO}
M4	DV _{DDIO}	M2	DV _{DDIO}
M5	LCD_RS/SPI_CS3	A3	LCD_RS/SPI_CS3
M6	CV _{DD}	See ⁽²⁾	CV _{DD}
M7	V _{SS}	See ⁽¹⁾	V _{SS}
M8	SD0_CLK/I2S0_CLK/GP[0]	E5	SD0_CLK/I2S0_CLK/GP[0]
M9	CV _{DD}	See ⁽²⁾	CV _{DD}
M10	SD0_CMD/I2S0_FS/GP[1]	J2	SD0_CMD/I2S0_FS/GP[1]
M11	LCD_D[15]/UART_TXD/GP[31]/I2S3_DX	L2	LCD_D[15]/UART_TXD/GP[31]/I2S3_DX
M12	SD1_D3/GP[11]	G5	SD1_D3/GP[11]
M13	SD1_D0/I2S1_DX/GP[8]	L3	SD1_D0/I2S1_DX/GP[8]
M14	SD1_CLK/I2S1_CLK/GP[6]	H5	SD1_CLK/I2S1_CLK/GP[6]
N1	TDO	D1	TDO
N2	LCD_RW_WRB/SPI_CS2	B2	LCD_RW_WRB/SPI_CS2

Table 2. Pin-Out Comparison (continued)

C5535 Package Pin	C5535 Data Sheet Name	C5545 Package Pin	C5545 Data Sheet Name
N3	TCK	C3	TCK
N4	LCD_D[0]/SPI_RX	A4	LCD_D[0]/SPI_RX
N5	LCD_D[3]/GP[13]	E1	LCD_D[3]/GP[13]
N6	TMS	D3	TMS
N7	LCD_D[5]/GP[15]	G1	LCD_D[5]/GP[15]
N8	DV _{DDIO}	N/A	INTERNALLY TIED TO B10, D2, H2 AND M2
N9	CV _{DD}	See ⁽²⁾	CV _{DD}
N10	LCD_D[9]/I2S2_FS/GP[19]/SPI_CS0	K1	LCD_D[9]/I2S2_FS/GP[19]/SPI_CS0
N11	DV _{DDIO}	N/A	INTERNALLY TIED TO B10, D2, H2 AND M2
N12	LCD_D[12]/UART_RTS/GP[28]/I2S3_CLK	J3	LCD_D[12]/UART_RTS/GP[28]/I2S3_CLK
N13	MMC0_D2/GP[4]	M3	MMC0_D2/GP[4]
N14	DV _{DDIO}	N/A	INTERNALLY TIED TO B10, D2, H2 AND M2
P1	V _{SS}	See ⁽¹⁾	V _{SS}
P2	LCD_D[4]/GP[14]	F1	LCD_D[4]/GP[14]
P3	LCD_D[6]/GP[16]	E3	LCD_D[6]/GP[16]
P4	TRST	F2	TRST
P5	LCD_D[8]/I2S2_CLK/GP[18]/SPI_CLK	H1	LCD_D[8]/I2S2_CLK/GP[18]/SPI_CLK
P6	MMC0_D1/I2S0_RX/GP[3]	G2	MMC0_D1/I2S0_RX/GP[3]
P7	MMC0_D3/GP[5]	G3	MMC0_D3/GP[5]
P8	LCD_D[7]/GP[17]	J1	LCD_D[7]/GP[17]
P9	LCD_D[10]/I2S2_RX/GP[20]/SPI_RX	F5	LCD_D[10]/I2S2_RX/GP[20]/SPI_RX
P10	MMC1_D1/I2S1_RX/GP[9]	H3	MMC1_D1/I2S1_RX/GP[9]
P11	LCD_D[11]/I2S2_DX/GP[27]/SPI_TX	K2	LCD_D[11]/I2S2_DX/GP[27]/SPI_TX
P12	LCD_D[13]/UART_CTS/GP[29]/I2S3_FS	M1	LCD_D[13]/UART_CTS/GP[29]/I2S3_FS
P13	LCD_D[14]/UART_RXD/GP[30]/I2S3_RX	L1	LCD_D[14]/UART_RXD/GP[30]/I2S3_RX
P14	V _{SS}	See ⁽¹⁾	V _{SS}

(1) A5, A6, A7, A8, A10, A12, B6, B7, B9, C4, C7, C9, F3, F7, G6, G8 AND K4 V_{SS}

(2) A9, B5, B8, C6, E6, G7 AND J9 CV_{DD}

5 Package Comparison

This section describes the package differences among the two devices.

C5545 is housed in a 7x7 mm 118 pins MicroStar BGA. The C5535 is housed in a 12x12 mm 144 pin MicroStar BGA.

Table 3. Package Comparison Table

Device	C5545	C5535
Package Size	7 x 7 mm	12 x 12 mm
Package Pin Count	118	144
Package Type	Micro Star	Micro Star

	1	2	3	4	5	6	7	8	9	10	11	12	
M	LCD_D[13]/ UART_CTS/ GP[29]/ I2S3_FS	DV _{DDIO}	SD0_D2/ GP[4]	SD1_D2/ GP[10]	RSV17	USB_DM	USB_V _{DDPLL}	USB_V _{DD1P3}	USB_V _{SSOSC}	USB_LDOO	DSP_LDOO	DSP_LDOO_EN	M
L	LCD_D[14]/ UART_RXD/ GP[30]/ I2S3_RX	LCD_D[15]/ UART_TXD/ GP[31]/ I2S3_DX	SD1_D0/ I2S1_DX/ GP[8]	SD1_CMD/ I2S1_FS/ GP[7]	USB_V _{DD1P3}	USB_DP	USB_V _{DDA3P3}	USB_V _{SSPLL}	USB_MXI	LDO1	LDO1	RSV0	L
K	LCD_D[9]/ I2S2_FS/ GP[19]/ SPI_CS0	LCD_D[11]/ I2S2_DX/ GP[27]/ SPI_TX		V _{SS}	USB_VBUS	USB_V _{DDA1P3}	USB_R1	USB_V _{DDOSC}	USB_MXO		RSV3	V _{SSA_ANA}	K
J	LCD_D[7]/ GP[17]	SD0_CMD/ I2S0_FS/ GP[1]	LCD_D[12]/ UART_RTS/ GP[28]/ I2S3_CLK						CV _{DD}	RSV5	BG_CAP	GPAIN3	J
H	LCD_D[8]/ I2S2_CLK/ GP[18]/ SPI_CLK	DV _{DDIO}	SD1_D1/ I2S1_RX/ GP[9]		SD1_CLK/ I2S1_CLK/ GP[6]	USB_V _{SS1P3}	USB_V _{SSA3P3}	USB_V _{SSREF}		RSV4	ANA_LDOO	V _{SSA_ANA}	H
G	LCD_D[5]/ GP[15]	SD0_D1/ I2S0_RX/ GP[3]	SD0_D3/ GP[5]		SD1_D3/ GP[11]	V _{SS}	CV _{DD}	V _{SS}		LDO1	V _{DDA_ANA}	V _{SSRTC}	G
F	LCD_D[4]/ GP[14]	TRST	V _{SS}		LCD_D[10]/ I2S2_RX/ GP[20]/ SPI_RX		V _{SS}	GPAIN1		GPAIN2	RTC_XI	DV _{DDRTC}	F
E	LCD_D[3]/ GP[13]	LCD_D[2]/ GP[12]	LCD_D[6]/ GP[16]		SD0_CLK/ I2S0_CLK/ GP[0]	CV _{DD}		V _{SSA_PLL}		V _{DDA_PLL}	RTC_XO	CLKIN	E
D	TDO	DV _{DDIO}	TMS		SD0_D0/ I2S0_DX/ GP[2]					CV _{DDRTC}	SDA	CLK_SEL	D
C	TCK	LCD_D[1]/ SPI_TX		V _{SS}		CV _{DD}	V _{SS}		V _{SS}		INT1	CLKOUT	C
B	EMU1	LCD_RW_ WRB/ SPI_CS2	EMU0	TDI	CV _{DD}	V _{SS}	V _{SS}	CV _{DD}	V _{SS}	DV _{DDIO}	SCL	INT0	B
A	LCD_EN_ RDB/ SPI_CLK	LCD_CS0_E0/ SPI_CS0	LCD_RS/ SPI_CS3	LCD_D[0]/ SPI_RX	V _{SS}	V _{SS}	V _{SS}	V _{SS}	CV _{DD}	V _{SS}	RESET	V _{SS}	A

Figure 1. C5545 Pin Map

P	V _{SS}	LCD_D[4]/ GP[14]	LCD_D[6]/ GP[16]	TRST	LCD_D[8]/ I2S2_CLK/ GP[18]/ SPI_CLK	SD0_D[1]/ I2S0_RX/ GP[3]	SD0_D[3]/ GP[5]	LCD_D[7]/ GP[17]	LCD_D[10]/ I2S2_RX/ GP[20]/ SPI_RX	SD1_D[1]/ I2S1_RX/ GP[9]	LCD_D[11]/ I2S2_DX/ GP[27]/ SPI_TX	LCD_D[13]/ UART_CTS/ GP[29]/ I2S3_FS	LCD_D[14]/ UART_RXD/ GP[30]/ I2S3_RX	V _{SS}
N	TDO	LCD_RW/ WRB/SPI_ CS2	TCK	LCD_D[0]/ SPI_RX	LCD_D[3]/ GP[13]	TMS	LCD_D[5]/ GP[15]	DV _{DDIO}	CV _{DD}	LCD_D[9]/ I2S2_FS/ GP[19]/ SPI_CS0	DV _{DDIO}	LCD_D[12]/ UART_FTS/ GP[28]/ I2S3_CLK	SD0_D[2]/ GP[4]	DV _{DDIO}
M	EMU1	LCD_CS1_E1/ SPI_CS1	DV _{DDIO}	DV _{DDIO}	LCD_RS/ SPI_CS3	CV _{DD}	V _{SS}	SD0_CLK/ I2S0_CLK/ GP[0]	CV _{DD}	SD0_CMD/ I2S0_FS/ GP[11]	LCD_D[15]/ UART_TXD/ GP[31]/ I2S3_DX	SD1_D[3]/ GP[11]	SD1_D[0]/ I2S1_DX/ GP[8]	SD1_CLK/ I2S1_CLK/ GP[6]
L	LCD_CS0/ E0/SPI_CS0	EMU0	LCD_EN_ RDB/ SPI_CLK	DV _{DDIO}	V _{SS}					V _{SS}	SD1_CMD/ I2S1_FS/ GP[7]	SD1_D[2]/ GP[10]	RSV2	USB_VBUS
K	LCD_D[1]/ SPI_TX	TDI	V _{SS}	V _{SS}							CV _{DD}	RSV1	USB_VDD1P3	USB_VSS1P3
J	SD0_D[0]/ I2S0_DX/ GP[2]	LCD_D[2]/ GP[12]	XF									USB_VSSA1P3	V _{SS}	USB_DM
H	RSV10	CV _{DD}	V _{SS}									USB_VDDA1P3	USB_VSSA3P3	USB_DP
G	RSV9	RSV12	CV _{DD}									USB_VDDA3P3	USB_VDDPLL	USB_R1
F	RSV8	CV _{DD}	V _{SS}									USB_VSSREF	USB_VSSPLL	USB_VDD1P3
E	RSV7	RSV11	V _{SS}	V _{SS}							V _{SS}	USB_VDD1P3	USB_VDDO0SC	USB_MX1
D	CLK_SEL	RESET	CV _{DD}	V _{SS}	V _{SS}					V _{SS}	CV _{DD}	USB_VSS0SC	USB_LDOO	USB_MX0
C	CLKIN	INT0	DV _{DDRTC}	SCL	V _{SSRTC}	DV _{DDIO}	V _{DDA_PLL}	V _{SS}	V _{SSA_ANA}	BG_CAP	CV _{DD}	V _{SS}	DSP_LDO_ EN	LDO1
B	INTT	V _{SS}	V _{SS}	CV _{DDRTC}	CV _{DDRTC}	V _{SSA_ANA}	V _{DDA_ANA}	GPAIN1	ANA_LDOO	LDO1	RSV5	RSV3	RSV6	LDO1
A	V _{SSA_PLL}	CLKOUT	RTC_CLKOUT	SDA	WAKEUP	RTC_XO	RTC_XI	GPAIN0	GPAIN2	GPAIN3	RSV4	RSV0	DSP_LDOO	V _{SS}
	1	2	3	4	5	6	7	8	9	10	11	12	13	14

Figure 2. C5535 Pin Map

Some of the BGA package pin-out balls are located in the middle of the package as compare to the C5535 annotation. This approach allows easier board layout routing.

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (March 2016) to A Revision	Page
• Added industrial temperature to the TMS320C5545 in Table 1	2

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com