## AUTOSWITCHING POWER MUX

## FEATURES

- Two-Input, One-Output Power Multiplexer

With Low rDS(on) Switches:

- 84 m $\Omega$ Typ (TPS2111)
- $120 \mathrm{~m} \Omega$ Typ (TPS2110)
- Reverse and Cross-Conduction Blocking
- Wide Operating Voltage Range . . . .2.8 V to 5.5 V
- Low Standby Current . . . . 0.5- $\mu \mathrm{A}$ Typ
- Low Operating Current . . . . 55- $\mu \mathrm{A}$ Typ
- Adjustable Current Limit
- Controlled Output Voltage Transition Times, Limits Inrush Current and Minimizes Output Voltage Hold-Up Capacitance
- CMOS and TTL Compatible Control Inputs
- Manual and Auto-Switching Operating Modes
- Thermal Shutdown
- Available in a TSSOP-8 Package


## DESCRIPTION

The TPS211x family of power multiplexers enables seamless transition between two power supplies, such as a battery and a wall adapter, each operating at $2.8-5.5 \mathrm{~V}$ and delivering up to 1 A . The TPS211x family includes extensive protection circuitry, including user-programmable current limiting, thermal protection, inrush current control, seamless supply transition, cross-conduction blocking, and reverse-conduction blocking. These features greatly simplify designing power multiplexer applications.

## TYPICAL APPLICATION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## AVAILABLE OPTIONS

| FEATURE |  | TPS2110 | TPS2111 | TPS2112 | TPS2113 | TPS2114 | TPS2115 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current Limit Adjustment Range |  | 0.31-0.75A | 0.63-1.25A | 0.31-0.75A | 0.63-1.25A | 0.31-0.75A | 0.63-1.25A |
| Switching modes | Manual | Yes | Yes | No | No | Yes | Yes |
|  | Automatic | Yes | Yes | Yes | Yes | Yes | Yes |
| Switch Status Output |  | No | No | Yes | Yes | Yes | Yes |
| Package |  | TSSOP-8 | TSSOP-8 | TSSOP-8 | TSSOP-8 | TSSOP-8 | TSSOP-8 |

## ORDERING INFORMATION

| $\mathrm{T}_{\mathbf{A}}$ | PACKAGE | ORDERING NUMBER(1) | MARKINGS |
| :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | TSSOP-8 (PW) | TPS2110PW | 2110 |
|  |  | TPS2111PW | 2111 |

(1) The PW package is available taped and reeled. Add an R suffix to the device type (e.g., TPS2110PWR) to indicate tape and reel.

## PACKAGE DISSIPATION RATINGS

| PACKAGE | DERATING FACTOR ABOVE <br> $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ | $\mathbf{T}_{\mathbf{A}} \leq \mathbf{2 5}{ }^{\circ} \mathbf{C}$ <br> POWER RATING | $\mathbf{T}_{\mathbf{A}}=\mathbf{7 0}{ }^{\circ} \mathbf{C}$ <br> POWER RATING | $\mathbf{T}_{\mathbf{A}}=\mathbf{8 5}{ }^{\circ} \mathbf{C}$ <br> POWER RATING |
| :---: | :---: | :---: | :---: | :---: |
|  | $3.87 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 386.84 mW | 212.76 mW | 154.73 mW |

## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

| Input voltage range at pins $\operatorname{IN} 1$, IN2, D0, D1, VSNS, ILIM(2) |  | TPS2110, TPS2111 |
| :---: | :---: | :---: |
|  |  | -0.3 V to 6 V |
| Output voltage range, $\mathrm{V}_{\mathrm{O}(\mathrm{OUT})^{(2)}}$ |  | -0.3 V to 6 V |
| Continuous output current, Io | TPS2110 | 0.9 A |
|  | TPS2111 | 1.5 A |
| Continuous total power dissipation |  | See Dissipation Rating Table |
| Operating virtual junction temperature range, $\mathrm{T}_{\mathrm{J}}$ |  | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ |  | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds |  | $260^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to GND.

RECOMMENDED OPERATING CONDITIONS

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Input voltage at $\operatorname{IN} 1, \mathrm{~V}_{\mathbf{l}}(\mathrm{IN} 1)$ | $\mathrm{V}_{\mathrm{l}(\mathrm{IN} 2)} \geq 2.8 \mathrm{~V}$ | 1.5 | 5.5 | V |
|  | $\mathrm{V}_{\mathrm{l}(\mathrm{IN} 2)}<2.8 \mathrm{~V}$ | 2.8 | 5.5 |  |
| Input voltage at $\mathrm{IN} 2, \mathrm{~V}_{\mathrm{I}}(\mathrm{IN} 2)$ | $\mathrm{V}_{\mathrm{l}(\mathrm{IN} 1)} \geq 2.8 \mathrm{~V}$ | 1.5 | 5.5 |  |
|  | $\mathrm{V}_{\mathrm{l}(\mathrm{IN} 1)}<2.8 \mathrm{~V}$ | 2.8 | 5.5 | V |
| Input voltage, $\mathrm{V}_{\mathrm{l}(\mathrm{DO}),} \mathrm{V}_{\mathrm{l}(\mathrm{D} 1)}, \mathrm{V}_{\mathrm{I}(\mathrm{VSNS})}$ |  | 0 | 5.5 | V |
| Current limit adjustment range, IO(OUT) | TPS2110 | 0.31 | 0.75 |  |
|  | TPS2111 | 0.63 | 1.25 | A |
| Operating virtual junction temperature, T |  | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |

## ELECTROSTATIC DISCHARGE (ESD) PROTECTION

|  | MIN | MAX |
| :--- | ---: | ---: |
| UNIT |  |  |
| Human body model | 2 | kV |
| CDM | 500 | V |

TPS2110
TPS2111
SLVS443 - DECEMBER 2002

## ELECTRICAL CHARACTERISTICS

over recommended operating junction temperature range, $\mathrm{V}_{\mathrm{I}(\mathrm{IN} 1)}=\mathrm{V}_{\mathrm{I}(\mathrm{IN} 2)}=5.5 \mathrm{~V}, \mathrm{R}_{\text {ILIM }}=400 \Omega$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | TPS2110 |  |  | TPS2111 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER SWITCH |  |  |  |  |  |  |  |  |  |
| Drain-source on-state resistance (INx-OUT) | $\begin{aligned} & \mathrm{T}_{J}=25^{\circ} \mathrm{C}, \\ & \mathrm{I}=500 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{1(\mathrm{IN} 1)}=\mathrm{V}_{1(\mathrm{IN} 2)}=5.0 \mathrm{~V}$ |  | 120 | 140 |  | 84 | 110 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{1(\mathrm{IN} 1)}=\mathrm{V}_{1(\mathrm{IN} 2)}=3.3 \mathrm{~V}$ |  | 120 | 140 |  | 84 | 110 |  |
|  |  | $\mathrm{V}_{\mathrm{l}(\mathrm{IN} 1)}=\mathrm{V}_{\mathrm{l}(\mathrm{IN} 2)}=2.8 \mathrm{~V}$ |  | 120 | 140 |  | 84 | 110 |  |
|  | $\begin{aligned} & \mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}, \\ & \mathrm{I}=500 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\mathrm{l}}(\mathrm{N} 1)=\mathrm{V}_{\mathrm{l}}(\mathrm{IN} 2)=5.0 \mathrm{~V}$ |  |  | 220 |  |  | 150 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{1(\mathrm{IN} 1)}=\mathrm{V}_{1(\mathrm{IN} 2)}=3.3 \mathrm{~V}$ |  |  | 220 |  |  | 150 |  |
|  |  | $\mathrm{V}_{1(\mathrm{IN} 1)}=\mathrm{V}_{1(\mathrm{IN} 2)}=2.8 \mathrm{~V}$ |  |  | 220 |  |  | 150 |  |

[^0] the lower supply voltage has no effect on the IN1 and IN2 switch on-resistances.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS (D0 AND D1) |  |  |  |  |  |
| $\mathrm{V}_{\text {IH }}$ High-level input voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }} \quad$ Low-level input voltage |  |  |  | 0.7 | V |
| Input current at D0 or D1 | D0 or D1 = High, sink current |  |  | 1 | $\mu \mathrm{A}$ |
|  | D0 or D1 = Low, source current | 0.5 | 1.4 | 5 |  |

## SUPPLY AND LEAKAGE CURRENTS

| Supply current from IN1 (operating) | $\begin{aligned} & \text { D1 = High, D0 = Low (IN1 active), } \mathrm{V}_{\mathrm{I}(\mathrm{IN} 1)}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}(\mathrm{IN} 2)}=3.3 \mathrm{~V}, \\ & \mathrm{I}(\mathrm{OUT})=0 \mathrm{~A} \end{aligned}$ | 55 | 90 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { D1 = High, D0 }=\text { Low (IN1 active), } \mathrm{V}_{\mathrm{l}(\mathrm{IN} 1)}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}(\mathrm{IN} 2)}=5.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{O}(\mathrm{OUT})}=0 \mathrm{~A} \end{aligned}$ | 1 | 12 |  |
|  | $\begin{aligned} & \mathrm{D} 0=\mathrm{D} 1=\text { Low (IN2 active), } \mathrm{V}_{\mathrm{I}(\mathrm{IN} 1)}=5.5 \mathrm{~V}, \mathrm{~V}_{(\mathrm{IN} 2)}=3.3 \mathrm{~V}, \\ & \mathrm{IO}(\mathrm{OUT})=0 \mathrm{~A} \end{aligned}$ |  | 75 |  |
|  | $\begin{aligned} & \hline \text { D0 = D1 }=\text { Low (IN2 active), } \mathrm{V}_{\mathrm{I}(\mathrm{IN} 1)}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}(\mathrm{IN} 2)}=5.5 \mathrm{~V}, \\ & \mathrm{IO}(\mathrm{OUT})=0 \mathrm{~A} \end{aligned}$ |  | 1 |  |
| Supply current from IN2 (operating) | $\mathrm{D} 1=$ High, $\mathrm{D} 0=$ Low $(\mathrm{IN} 1$ active $), \mathrm{V}_{(\mathrm{IN} 1)}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}(\mathrm{IN} 2)}=3.3 \mathrm{~V}$, IO(OUT) = 0 A |  | 1 | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & \text { D1 = High, D0 }=\text { Low (IN1 active), } \mathrm{V}_{\mathrm{I}(\mathrm{IN} 1)}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}(\mathrm{IN} 2)}=5.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{O}(\mathrm{OUT})}=0 \mathrm{~A} \end{aligned}$ |  | 75 |  |
|  | $\begin{aligned} & \text { D0 }=\mathrm{D} 1=\text { Low (IN2 active), } \mathrm{V}_{\mathrm{l}(\mathrm{IN} 1)}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{l}(\mathrm{IN} 2)=}=3.3 \mathrm{~V}, \\ & \mathrm{I}(\mathrm{OUT})=0 \mathrm{~A} \end{aligned}$ | 1 | 12 |  |
|  | $\begin{aligned} & \text { D0 = D1 }=\text { Low (IN2 active), } \mathrm{V}_{\mathrm{I}(\mathrm{IN} 1)}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}(\mathrm{IN} 2)}=5.5 \mathrm{~V}, \\ & \mathrm{I}(\mathrm{OUT})=0 \mathrm{~A} \end{aligned}$ | 55 | 90 |  |
| Quiescent current from IN1 (STANDBY) | $\begin{aligned} & \text { D0 = D1 }=\text { High (inactive), } \mathrm{V}_{\mathrm{I}(\mathrm{IN} 1)}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}(\mathrm{IN} 2)}=3.3 \mathrm{~V}, \\ & \mathrm{I}(\mathrm{OUT})=0 \mathrm{~A} \end{aligned}$ | 0.5 | 2 | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & \text { D0 = D1 }=\text { High (inactive), } \mathrm{V}_{\mathrm{I}(\mathrm{IN} 1)}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}(\mathrm{IN} 2)}=5.5 \mathrm{~V}, \\ & \mathrm{I}(\mathrm{OUT})=0 \mathrm{~A} \end{aligned}$ |  | 1 |  |
| Quiescent current from IN2 (STANDBY) | $\begin{aligned} & \text { D0 = D1 }=\text { High (inactive), } \mathrm{V}_{\mathrm{I}(\mathrm{IN} 1)}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}(\mathrm{IN} 2)}=3.3 \mathrm{~V}, \\ & \mathrm{I}(\mathrm{OUT})=0 \mathrm{~A} \end{aligned}$ |  | 1 | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & \text { D0 = D1 }=\text { High (inactive), } \mathrm{V}_{\mathrm{I}(\mathrm{IN} 1)}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{l}(\mathrm{IN} 2)}=5.5 \mathrm{~V}, \\ & \mathrm{I}(\mathrm{OUT})=0 \mathrm{~A} \end{aligned}$ | 0.5 | 2 |  |
| Forward leakage current from IN1 (measured from OUT to GND) | $\mathrm{D} 0=\mathrm{D} 1=$ High (inactive), $\mathrm{V}_{\mathrm{I}(\mathrm{IN} 1)}=5.5 \mathrm{~V}$, IN2 open, $\mathrm{V}_{\mathrm{O}}(\mathrm{OUT})=0 \mathrm{~V}$ (shorted), $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 0.1 | 5 | $\mu \mathrm{A}$ |
| Forward leakage current from IN2 (measured from OUT to GND) | $\mathrm{D} 0=\mathrm{D} 1=$ High (inactive), $\mathrm{V}_{(\mathrm{IN} 2)}=5.5 \mathrm{~V}$, IN1 open, $\mathrm{V}_{\mathrm{O}}(\mathrm{OUT})=0 \mathrm{~V}$ (shorted), $\mathrm{TJ}=25^{\circ} \mathrm{C}$ | 0.1 | 5 | $\mu \mathrm{A}$ |
| Reverse leakage current to INx (measured from INx to GND) | $\mathrm{D} 0=\mathrm{D} 1=$ High (inactive), $\mathrm{V}_{\mathrm{l}}(\mathrm{INx})=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}(\mathrm{OUT})=5.5 \mathrm{~V}, \mathrm{~T}_{J}=25^{\circ} \mathrm{C}$ | 0.3 | 5 | $\mu \mathrm{A}$ |

## ELECTRICAL CHARACTERISTICS Continued

over recommended operating junction temperature range, $\mathrm{V}_{\mathbf{I}(\mathrm{N} 1)}=\mathrm{V}_{\mathrm{I}(\mathrm{IN} 2)}=5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{ILIM}}=400 \Omega$ (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CURRENT LIMIT CIRCUIT |  |  |  |  |  |  |
| Current limit accuracy | TPS2110 | RILIM $=400 \Omega$ | 0.51 | 0.63 | 0.80 | A |
|  |  | RILIM $=700 \Omega$ | 0.30 | 0.36 | 0.50 |  |
|  | TPS2111 | RILIM $=400 \Omega$ | 0.95 | 1.25 | 1.56 |  |
|  |  | RILIM $=700 \Omega$ | 0.47 | 0.71 | 0.99 |  |
| $\mathrm{t}_{\mathrm{d}} \quad$ Current limit settling time(1) |  | Time for short-circuit output current to settle within $10 \%$ of its steady state value. | 1 |  |  | ms |
| Input current at ILIM |  | $\mathrm{V}_{\mathrm{I}(\mathrm{ILIM})}=0 \mathrm{~V}, \mathrm{IO}(\mathrm{OUT})=0 \mathrm{~A}$ | -15 |  | 0 | $\mu \mathrm{A}$ |

(1) Not tested in production.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VSNS COMPARATOR |  |  |  |  |  |
| VSNS threshold voltage | $\mathrm{V}_{1}$ (VSNS) $\uparrow$ | 0.78 | 0.8 | 0.82 | V |
|  | $\mathrm{V}_{\text {I(VSNS }} \downarrow$ | 0.735 | 0.755 | 0.775 |  |
| VSNS comparator hysteresis(1) |  | 30 |  | 60 | mV |
| Deglitch of VSNS comparator (both $\uparrow \downarrow$ )(1) |  | 90 | 150 | 220 | $\mu \mathrm{s}$ |
| Input current | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}}(\mathrm{VSNS}) \leq 5.5 \mathrm{~V}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| UVLO |  |  |  |  |  |
| IN1 and IN2 UVLO | Falling edge | 1.15 | 1.25 |  | V |
|  | Rising edge |  | 1.30 | 1.35 |  |
| IN1 and IN2 UVLO hysteresis(1) |  | 30 | 57 | 65 | mV |
| Internal V ${ }_{\text {DD }}$ UVLO (the higher of IN1 and IN2) | Falling edge | 2.4 | 2.53 |  | V |
|  | Rising edge |  | 2.58 | 2.8 |  |
| Internal $\mathrm{V}_{\text {DD }}$ UVLO hysteresis(1) |  | 30 | 50 | 75 | mV |
| UVLO deglitch for IN1, IN2(1) | Falling edge |  | 110 |  | $\mu \mathrm{s}$ |

(1) Not tested in production.

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REVERSE CONDUCTION BLOCKING |  |  |  |  |  |  |
| $\Delta \mathrm{V}$ ( (_block) | Minimum output-to-input voltage difference to block switching | $\mathrm{D} 0=\mathrm{D} 1$ = high, $\mathrm{V}_{\mathrm{I}}^{(\mathrm{INx})}=3.3 \mathrm{~V}$. Connect OUT to a 5 V supply through a series $1-\mathrm{k} \Omega$ resistor. Let $\mathrm{D} 0=$ low. Slowly decrease the supply voltage until OUT connects to $\operatorname{IN} 1$. | 80 | 100 | 120 | mV |


| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| THERMAL SHUTDOWN |  |  |  |  |  |
| Thermal shutdown threshold(1) | TPS211x is in current limit. | 135 |  |  | ${ }^{\circ} \mathrm{C}$ |
| Recovery from thermal shutdown(1) | TPS211x is in current limit. | 125 |  |  |  |
| Hysteresis(1) |  |  | 10 |  |  |
| IN2-IN1 COMPARATORS |  |  |  |  |  |
| Hysteresis of IN2-IN1 comparator |  | 0.1 |  | 0.2 | V |
| Deglitch of IN2-IN1 comparator, (both $\uparrow \downarrow$ )(1) |  | 90 | 150 | 220 | $\mu \mathrm{s}$ |

(1) Not tested in production.

## SWITCHING CHARACTERISTICS

over recommended operating junction temperature range, $\mathrm{V}_{\mathrm{I}(\mathrm{IN} 1)}=\mathrm{V}_{\mathrm{I}(\mathrm{IN} 2)}=5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{ILIM}}=400 \Omega$ (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | TPS2110 |  |  | TPS2111 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER SWITCH |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{tr}_{r}$ | Output rise time from an enable (1) |  |  |  | $\begin{aligned} & T_{J}=25^{\circ} \mathrm{C}, C_{L}=1 \mu \mathrm{~F}, \\ & \mathrm{I}_{\mathrm{L}}=500 \mathrm{~mA}, \\ & \text { See Figure 1(a) } \end{aligned}$ | 0.5 | 1.0 | 1.5 | 1 | 1.8 | 3 | ms |
| $\mathrm{tf}^{\text {f }}$ | Output fall time from a disable(1) | $\mathrm{V}_{\mathrm{l}(\mathrm{IN} 1)}=\mathrm{V}_{\mathrm{l}(\mathrm{IN} 2)}=5 \mathrm{~V}$ | $\begin{aligned} & T_{J}=25^{\circ} \mathrm{C}, C_{L}=1 \mu \mathrm{~F}, \\ & \mathrm{I}_{\mathrm{L}}=500 \mathrm{~mA}, \\ & \text { See Figure 1(a) } \end{aligned}$ | 0.35 | 0.5 | 0.7 | 0.5 | 1 | 2 | ms |
| $t_{t}$ | Transition time(1) | IN1 to IN2 transition, $\mathrm{V}_{\mathrm{l}(\mathrm{IN} 1)}=3.3 \mathrm{~V} \text {, }$ <br> $\mathrm{V}_{\mathrm{I}(\mathrm{IN} 2)}=5 \mathrm{~V}$ | $\begin{aligned} & \begin{array}{l} \mathrm{T} J=125^{\circ} \mathrm{C}, \mathrm{C} \mathrm{~L}=10 \mu \mathrm{~F}, \\ \mathrm{I}=500 \mathrm{~mA} \\ \text { [Measure transition time } \end{array} \end{aligned}$ as $10-90 \%$ rise time or from 3.4 V to 4.8 V on $\mathrm{V}_{\mathrm{O}(\mathrm{OUT})}$ ], <br> See Figure 1(b) |  | 40 | 60 |  | 40 | 60 | $\mu \mathrm{s}$ |
|  |  | IN2 to IN1 transition, $V_{l(\operatorname{IN} 1)}=5 \mathrm{~V} \text {, }$ $V_{1(1 \mathrm{~N} 2)}=3.3 \mathrm{~V}$ |  |  | 40 | 60 |  | 40 | 60 |  |
| tPLH1 | Turn-on propagation delay from enable(1) | $\mathrm{V}_{\mathrm{I}}(\mathrm{IN} 1)=\mathrm{V}_{\mathrm{l}(\mathrm{IN} 2)}=5 \mathrm{~V}$ Measured from enable to $10 \%$ of $\mathrm{V}_{\mathrm{O}}$ (OUT) | $\begin{aligned} & \mathrm{T}_{J}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}, \\ & \mathrm{I}_{\mathrm{L}}=500 \mathrm{~mA}, \\ & \text { See Figure } 1 \text { (a) } \end{aligned}$ | 0.5 |  |  | 1 |  |  | ms |
| tPHL1 | Turn-off propagation delay from a disable(1) | $\mathrm{V}_{\mathrm{I}(\mathrm{IN} 1)}=\mathrm{V}_{\mathrm{l}(\mathrm{IN} 2)}=5 \mathrm{~V}$, Measured from disable to $90 \%$ of $\mathrm{V}_{\mathrm{O}}$ (OUT) | $\begin{aligned} & \hline \mathrm{T}_{J}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}, \\ & \mathrm{I}_{\mathrm{L}}=500 \mathrm{~mA}, \\ & \text { See Figure 1(a) } \\ & \hline \end{aligned}$ |  | 3 |  |  | 5 |  | ms |
| tPLH2 | Switch-over rising propagation delay ${ }^{(1)}$ | Logic 1 to Logic 0 transition on D1, $\begin{aligned} & \mathrm{V}_{\mathrm{l}(\mathrm{IN} 1)=1.5 \mathrm{~V},} \mathrm{~V}_{\mathrm{l}(\mathrm{IN} 2)=5 \mathrm{~V},} \\ & \mathrm{~V}_{\mathrm{l}}(\mathrm{DO})=0 \mathrm{~V}, \end{aligned}$ <br> Measured from D1 to $10 \%$ of $\mathrm{V}_{\mathrm{O}}$ (OUT) | $\begin{aligned} & \mathrm{T}_{J}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}, \\ & \mathrm{I}_{\mathrm{L}}=500 \mathrm{~mA}, \\ & \text { See Figure } 1 \text { (c) } \end{aligned}$ |  | 0.17 | 1 |  | 0.17 | 1 | ms |
| tPHL2 | Switch-over falling propagation delay (1) | Logic 0 to Logic 1 transition on D1, $V_{1}(\mathrm{IN} 1)=1.5 \mathrm{~V} \text {, }$ <br> $V_{l(I N 2)}=5 V$, <br> $V_{l(D O)}=0 \mathrm{~V}$, <br> Measured from D1 to <br> $90 \%$ of $\mathrm{V}_{\mathrm{O}}$ (OUT) | $\begin{aligned} & \mathrm{T}_{J}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}, \\ & \mathrm{~L}=500 \mathrm{~mA}, \\ & \text { See Figure } 1 \text { (c) } \end{aligned}$ | 2 | 3 | 10 | 2 | 5 | 10 | ms |

[^1]TRUTH TABLE

| D1 | D0 | $\mathbf{V}_{\mathbf{I}(\mathbf{V S N S})}>\mathbf{0 . 8 V}$ | $\mathbf{V}_{\mathbf{l}(\mathbf{I N 2 )}}>\mathbf{V}_{\mathbf{I}(\mathbf{I N} 1)}$ | OUT(1) |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | X | X | IN 2 |
| 0 | 1 | YES | X | IN 1 |
| 0 | 1 | NO | NO | IN 1 |
| 0 | 1 | NO | YES | IN 2 |
| 1 | 0 | X | X | IN 1 |
| 1 | 1 | X | X | $\mathrm{Hi}-Z$ |

(1)The under-voltage lockout circuit causes the output to go $\mathrm{Hi}-\mathrm{Z}$ if the selected power supply does not exceed the IN1/IN2 UVLO, or if neither of the supplies exceeds the internal $\mathrm{V}_{\mathrm{DD}}$ UVLO.

Terminal Functions

| TERMINAL |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| D0 | 1 | 1 | TTL and CMOS compatible input pins. Each pin has a $1-\mu \mathrm{A}$ pull-up. The truth table shown above illustrates the functionality of D0 and D1. |
| D1 | 2 | 1 |  |
| GND | 5 | 1 | Ground |
| IN1 | 8 | I | Primary power switch input. The IN1 switch can be enabled only if the IN1 supply is above the UVLO threshold and at least one supply exceeds the internal VDD UVLO. |
| IN2 | 6 | I | Secondary power switch input. The IN2 switch can be enabled only if the IN2 supply is above the UVLO threshold and at least one supply exceeds the internal $\mathrm{V}_{\mathrm{DD}}$ UVLO. |
| ILIM | 4 | I | A resistor RILIM from ILIM to GND sets the current limit IL to 250/RILIM and 500/RILIM for the TPS2110 and TPS2111, respectively. |
| OUT | 7 | 0 | Power switch output |
| VSNS | 3 | I | In the auto-switching mode ( $\mathrm{D} 0=1, \mathrm{D} 1=0$ ), an internal power FET connects OUT to IN1 if the VSNS voltage is greater than 0.8 V . Otherwise, the FET connects OUT to the higher of $\operatorname{IN} 1$ and $\operatorname{IN} 2$. The truth table shown above illustrates the functionality of VSNS. |

## FUNCTIONAL BLOCK DIAGRAM



## PARAMETER MEASUREMENT INFORMATION



Figure 1. Propagation Delays and Transition Timing Waveforms

## TYPICAL CHARACTERISTICS




Output Switchover Response Test Circuit

Figure 2
OUTPUT TURN-ON RESPONSE


Figure 3

## TYPICAL CHARACTERISTICS



Figure 4

TYPICAL CHARACTERISTICS



Output Switchover Voltage Droop Test Circuit
Figure 5

TYPICAL CHARACTERISTICS


Output Capacitor Inrush Current Test Circuit
Figure 6

TPS2110
INSTRUMENTS
www.ti.com

## TYPICAL CHARACTERISTICS



Figure 7


Figure 9


Figure 8

IN1 SUPPLY CURRENT
vs
SUPPLY VOLTAGE


Figure 10

## TYPICAL CHARACTERISTICS



Figure 11


Figure 12

## APPLICATION INFORMATION

Some applications have two energy sources, one of which should be used in preference to another. Figure 13 shows a circuit that will connect IN1 to OUT until the voltage at IN1 falls below a user-specified threshold. Once the voltage on IN1 falls below this threshold, the TPS2110/1 will select the higher of the two supplies. This usually means that the TPS2110/1 will swap to IN2.


Figure 13. Auto-Selecting for a Dual Power Supply Application
In Figure 14, the multiplexer selects between two power supplies based upon the EN1 logic signal. OUT connects to IN 1 if EN1 is logic 1, otherwise OUT connects to IN 2 . The logic thresholds for the D1 terminal are compatible with both TTL and CMOS logic.


Figure 14. Manually Switching Power Sources

## DETAILED DESCRIPTION

## AUTO-SWITCHING MODE

D0 equal to logic 1 and D1 equal to logic 0 selects the auto-switching mode. In this mode, OUT connects to IN1 if $\mathrm{V}_{\mathrm{I}}$ (VSNS) is greater than 0.8 V , otherwise OUT connects to the higher of IN1 and IN2.
The VSNS terminal includes hysteresis equal to $3.75-7.5 \%$ of the threshold selected for transition from the primary supply to the higher of the two supplies. This hysteresis helps avoid repeated switching from one supply to the other due to resistive drops.

## MANUAL SWITCHING MODE

D0 equal to logic 0 selects the manual-switching mode. In this mode, OUT connects to IN1 if D1 is equal to logic 1, otherwise OUT connects to IN2.

## N-CHANNEL MOSFETs

Two internal high-side power MOSFETs implement a single-pole double-throw (SPDT) switch. Digital logic selects the IN1 switch, IN2 switch, or no switch (Hi-Z state). The MOSFETs have no parallel diodes so output-to-input current cannot flow when the FET is off. An integrated comparator prevents turn-on of a FET switch if the output voltage is greater than the input voltage.

## CROSS-CONDUCTION BLOCKING

The switching circuitry ensures that both power switches will never conduct at the same time. A comparator monitors the gate-to-source voltage of each power FET and allows a FET to turn on only if the gate-to-source voltage of the other FET is below the turn-on threshold voltage.

## REVERSE-CONDUCTION BLOCKING

When the TPS211x switches from a higher-voltage supply to a lower-voltage supply, current can potentially flow back from the load capacitor into the lower-voltage supply. To minimize such reverse conduction, the TPS211x will not connect a supply to the output until the output voltage has fallen to within 100 mV of the supply voltage. Once a supply has been connected to the output, it will remain connected regardless of output voltage.

## CHARGE PUMP

The higher of supplies $\operatorname{IN} 1$ and IN 2 powers the internal charge pump. The charge pump provides power to the current limit amplifier and allows the output FET gate voltage to be higher than the IN1 and IN2 supply voltages. A gate voltage that is higher than the source voltage is necessary to turn on the N-channel FET.

## CURRENT LIMITING

A resistor $\mathrm{R}_{\text {ILIM }}$ from ILIM to GND sets the current limit to $250 / \mathrm{R}_{\text {ILIM }}$ and $500 / \mathrm{R}_{\text {ILIM }}$ for the TPS2110 and TPS2111, respectively. Setting resistor RILIM equal to zero is not recommended as that disables current limiting.

## OUTPUT VOLTAGE SLEW-RATE CONTROL

The TPS2110/1 slews the output voltage at a slow rate when OUT switches to IN1 or IN2 from the Hi-Z state (see Truth Table). ). A slow slew rate limits the inrush current into the load capacitor. High inrush currents can glitch the voltage bus and cause a system to hang up or reset. It can also cause reliability issues-like pit the connector power contacts, when hot plugging a load like a PCI card. The TPS2110/1 slews the output voltage at a much faster rate when OUT switches between IN1 and IN2. The fast rate minimizes the output voltage droop and reduces the output voltage hold-up capacitance requirement.

INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS2110PW | ACTIVE | TSSOP | PW | 8 | 150 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 2110 | Samples |
| TPS2110PWG4 | ACTIVE | TSSOP | PW | 8 | 150 | TBD | Call TI | Call TI | -40 to 85 |  | Samples |
| TPS2110PWR | ACTIVE | TSSOP | PW | 8 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 2110 | Samples |
| TPS2110PWRG4 | ACTIVE | TSSOP | PW | 8 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 2110 | Samples |
| TPS2111PW | ACTIVE | TSSOP | PW | 8 | 150 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 2111 | Samples |
| TPS2111PWR | ACTIVE | TSSOP | PW | 8 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 2111 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free"
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine ( Cl ) and Bromine ( Br ) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :--- | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS2110PWR | TSSOP | PW | 8 | 2000 | 330.0 | 12.4 | 7.0 | 3.6 | 1.6 | 8.0 | 12.0 | Q1 |
| TPS2111PWR | TSSOP | PW | 8 | 2000 | 330.0 | 12.4 | 7.0 | 3.6 | 1.6 | 8.0 | 12.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS2110PWR | TSSOP | PW | 8 | 2000 | 356.0 | 356.0 | 35.0 |
| TPS2111PWR | TSSOP | PW | 8 | 2000 | 356.0 | 356.0 | 35.0 |

## TUBE



- B - Alignment groove width
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | $\mathbf{L}(\mathbf{m m})$ | $\mathbf{W}(\mathbf{m m})$ | T ( $\boldsymbol{\mu m}$ ) | $\mathbf{B}(\mathbf{m m})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS2110PW | PW | TSSOP | 8 | 150 | 530 | 10.2 | 3600 | 3.5 |
| TPS2111PW | PW | TSSOP | 8 | 150 | 530 | 10.2 | 3600 | 3.5 |



DETAIL A
TYPICAL

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated


[^0]:    (1) The TPS211x can switch a voltage as low as 1.5 V as long as there is a minimum of 2.8 V at one of the input power pins. In this specific case,

[^1]:    (1) Not tested in production.

