# Application Report Intro to Multi-function Pins and their Applications in TI Step-down Converters

# **TEXAS INSTRUMENTS**

Stefano Panaro

#### ABSTRACT

Today, more and more engineers are asking for smaller components when designing their systems. This application report explains the Multi-function pin present in some of TI step-down converters (VSET/VID for TPS62864/6/8/9, VSET/MODE for TPS62865/7 and VSEL/MODE for TPS62800/1/2/6/7/8). Several applications can benefit from the Multi-function pins; they enable the engineers to introduce additional features into their design while assuring a minimal solution size.

## **Table of Contents**

1 Introduction	2
2 Standard Device Operation: Resistance Measurement and Digital Input	4
3 TPS62864/6/8/9: VSET/VID Pin	5
4 TPS62800/1/2/6/7/8: VSEL/MODE Pin	7
5 TPS62865/7: VSET/MODE pin	8
6 Summary	. 9
,	

## **List of Figures**

-igure 1-1. TPS62864/6 Typical Application Schematics	2
Figure 1-2. VSET/MODE Pin Time Multiplexing	3
Figure 2-1. R2D Conversion on VSET Pin	. 4
Figure 3-1. Typical Application Schematics, VSET/VID Driving Circuit with MCU	5
Figure 4-1. TPS62801 Typical Application Schematics	7
Figure 4-2. Typical Application Schematics, VSEL/MODE Driving Circuit with MCU	7
Figure 5-1. Typical Application Schematics TPS62865/7 – Fixed Output Voltage	8
Figure 5-2. Typical Application Schematics TPS62865/7 – Forced PWM operation	<mark>8</mark>

## **List of Tables**

Table 3-1. Digital Inputs	. 6
Table 6-1. Summary Table	. 9

#### Trademarks

All trademarks are the property of their respective owners.



# **1** Introduction

Today, more and more engineers are asking for smaller components when designing their systems.

Smaller parts lead to a reduced board size, with the benefit of space critical applications (wearables, personal electronics, and so on) and reducing the cost.

Also, more devices can be incorporated on the same boards, leading to an increased complexity and additional capabilities per board area.

In the past, power managements DC-DC Buck ICs had an independent pin for every function, as power good, output voltage setting, mode of operation, and so on.

This limitation led to an intrinsic tradeoff; for space critical applications, the designer had to choose the simplest component, without any additional features, to assure the smallest package possible. For more complex designs, where more features are required, the only choice were bulky components with a big package and an elevated number of pins.

To overcome this tradeoff, Multi-function pins were introduced. A Multi-function pin is simply a single pin where more than one features are integrated.

This application note considers the TPS6280x and TPS6286x family, that are capable of offering many features in a small size package.

With this intent, an input pin is multiplexed to provide two different functions (VSET/VID for TPS62864/6/8/9, VSET/MODE for TPS62865/7 and VSEL/MODE for TPS62800/1/2/6/7/8), usually separated in time domain as shown in Figure 1-1.



Figure 1-1. TPS62864/6 Typical Application Schematics

At the beginning, directly after enabling the startup (t\_startup\_delay), the ICs use the multiplexed pin for resistance measurement (R2D conversion, see Benefits of a Resistor-to-Digital Converter in Ultra-Low Power Supplies for reference), where the result allows to correctly set the output voltage value. During operation, the pin acts as a digital input as shown in Figure 1-2, to correctly configure the corresponding setting.





Figure 1-2. VSET/MODE Pin Time Multiplexing

This application note describes the Multi-function pin behavior and it proposes some driving circuitry to effectively multiplex between the different features while avoiding measurement errors.



#### 2 Standard Device Operation: Resistance Measurement and Digital Input

During t\_startup\_delay, the IC needs to perform a resistance measurement on the Multi-function pin.

The resistance measurement is done by injecting a small current  $I_{MEAS}$  in the external resistor  $R_{VSET}$ , and reading the correspondent voltage  $V_{MEAS}$  as shown in Figure 2-1 The value of  $R_{VSET}$  can be computed as:  $R_{VSET} = V_{MEAS} / I_{MEAS}$ ;



Figure 2-1. R2D Conversion on VSET Pin

This operation has to be as precise as possible, since any measurement errors could cause an erroneous output voltage setting, with possible damages to the load.

For example, referring to TPS62864/6 2.4-V to 5.5-V Input, 4-A and 6-A Synchronous Step-Down Converter with I2C Interface in WCSP Package data sheet: The R2D converter has an internal current source which applies current through the external resistor, and an internal ADC which reads back the resulting voltage level. Depending on the level, the correct start-up output voltage and I2C slave address are set.... Ensure that there is no additional current path or capacitance greater than 30 pF from this pin to GND during R2D conversion. Otherwise a false value is set.

The previous limits must to be considered when designing the driving circuit.

The capacitance limit is expressly given in the data sheet, whereas the maximum additional current is not specifically defined. In most cases it is okay to consider *40nA* as maximum additional current.

# 3 TPS62864/6/8/9: VSET/VID Pin

As previously described, VSET/VID pin is used as startup to correctly set the output voltage and the I2C address of the device. During operation, the pin can be used to select the VOUT registers for the output voltage (Low = VOUT register 1; high = VOUT register 2) (TPS62868x 2.4-V to 5.5-V Input, 4-A/6-A Synchronous Step-Down Converter with I2C Interface in QFN Package data sheet and TPS62864/6 2.4-V to 5.5-V Input, 4-A and 6-A Synchronous Step-Down Converter with I2C Interface in WCSP Package data sheet).

If the designer wants to set VSET/VID pin to a low level, then the standard configuration can be adopted as shown in Figure 3-1: it is sufficient to place a resistor connected to ground. During t\_startup\_delay, the R2D conversion can be performed without additional parasitics and during operation it pulls down the pin to GND.

Instead, if the designer wants to set VSET/VID pin to High level, they need to put in parallel to the resistor a driving circuit to properly drive the input.

The preferred solution is to use an external digital circuit (for example, an FPGA or an MCU) to correctly drive the pin during operation, as shown in Figure 3-1.



Figure 3-1. Typical Application Schematics, VSET/VID Driving Circuit with MCU

At startup the GPIO should be in high impedance state: VSET/VID pin sees only the resistor (plus GPIO parasitics) that sets the correct output voltage. After the startup phase, the designer can decide to pull the pin high or low according to the preferred operation changing the GPIO state (the polarization of the pin can also be switched during run time to adapt to any particular necessity).

The designer is only required to assure that the GPIO parasitics are lower than the maximum ones, as specified in section Section 2.



For example, the MSP430FR2000 data sheet specified a High-impedance leakage current of 20nA and an input capacitance of 5pF, compliant with the above specifications.

	Parameter	Test Conditions	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V	Positive-going input threshold voltage		2 V	0.90		1.50	V
VIT+			3 V	1.35		2.25	
V <sub>IT-</sub>	Negative-going input threshold voltage		2 V	0.50		1.10	V
			3 V	0.75		1.65	
V	Input voltage hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> )		2 V	0.3		0.8	V
V <sub>hys</sub>			3 V	0.4		1.2	V
R <sub>Pull</sub>	Pullup or pulldown resistor	For pullup: $V_{IN} = V_{SS}$ For pulldown: $V_{IN} = V_{CC}$		20	35	50	kΩ
C <sub>I,dig</sub>	Input capacitance, digital only port pins	$V_{IN} = V_{SS}$ or $V_{CC}$			3		pF
C <sub>I,ana</sub>	Input capacitance, port pins with shared analog functions	$V_{IN} = V_{SS} \text{ or } V_{CC}$			5		pF
I <sub>lkg(Px.y)</sub>	High-impedance leakage current		2 V, 3 V	-20		+20	nA
t <sub>(int)</sub>	External interrupt timing (external trigger pulse duration to set interrupt flag)	Ports with interrupt capability (see block diagram and terminal function descriptions)	2 V, 3 V	50			ns

#### Table 3-1. Digital Inputs



# 4 TPS62800/1/2/6/7/8: VSEL/MODE Pin

VSEL/MODE pin has a similar structure to VSET/VID pin, but it is used for a different setting. During t\_startup\_delay, RVSEL resistance set the output voltage value, whereas during operation the pin allows to enable either forced-PWM mode (connect it to a high level) or Power-Save Mode (connect it to a low level) (TPS6280x 1.8-V to 5.5-V, 0.6A / 1-A, 2.3-µA IQ Step Down Converter 6-Pin, 0.35-mm Pitch WCSP Package data sheet).

The same considerations made for VSET/VID pin are still valid. If the designer wants to run the device in PSM, the standard configuration can be adopted as shown in Figure 4-1: it is sufficient to place a resistor connected to ground. During t\_startup\_delay, the R2D conversion can be performed without additional parasitics and during operation it pulls down the pin to GND.



Figure 4-1. TPS62801 Typical Application Schematics

Instead, if the designer wants to set VSEL/MODE pin to High level (forced-PWM operation), they need to put in parallel to the resistor a driving circuit to properly drive the input.

The preferred solution is to also use an external digital circuit (for example, an FPGA or an MCU) to correctly drive the pin during operation as shown in Figure 4-2. As before, the designer needs to assure that the GPIO parasitics are lower than the maximum ones, as specified in section Section 2.



Figure 4-2. Typical Application Schematics, VSEL/MODE Driving Circuit with MCU



# 5 TPS62865/7: VSET/MODE pin

TPS62865/7 ICs have the VSET/MODE pin, that is functionally equivalent to the previously described VSEL/ MODE pin (TPS62865/TPS62867 2.4-V to 5.5-V Input, 4-A and 6-A Synchronous Step-Down Converter in 1.5-mm × 2.5-mm QFN Package data sheet).



Figure 5-1. Typical Application Schematics TPS62865/7 – Fixed Output Voltage

The main difference with respect to the previous devices is that here an additional pin (FB) is present. The FB pin can to be used to properly select the output voltage with the classical feedback divider when VSET/MODE pin is connected to a logic high or logic low level.



Figure 5-2. Typical Application Schematics TPS62865/7 – Forced PWM operation

With these devices, the simplest solution to select the forced-PWM mode is to connect the VSET/MODE pin to high potential and then use the FB divider to properly select the output voltage as shown in Figure 5-2.

The main advantage of the last configuration is the possibility to decouple VSET and MODE functionality, giving the possibility to the designer to effectively select the mode of operation without limiting the output voltage level selection. With this solution, no additional components are required and no parasitics are introduced, leading to a simple and straightforward design process.

# 6 Summary

Table 6-1 includes the devices and preferred solutions.

Device	Preferred Solution					
TPS62864/6/8/9 (VSET/VID)	GPIO driving (see Section 3): VSEL = LOW $\rightarrow$ HIGH					
TPS62800/1/2/6/7/8 (VSEL/MODE)	GPIO driving (see Section 4): VSET = LOW $\rightarrow$ HIGH					
TPS62865/7 (VSET/MODE)	VSEL = HIGH Use FB resistor divider (see Section 5)					

#### Table 6-1. Summary Table

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated