







TPS628510, TPS628511, TPS628512, TPS628513 SLUSDO4B – AUGUST 2020 – REVISED JUNE 2022

TPS62851x 2.7-V to 6-V, 0.5-A, 1-A, 2-A, and 3-A Step-Down Converters in a SOT583 Package


1 Features

- Functional Safety-Capable

 Documentation available to aid functional safety system design
- Input voltage range: 2.7 V to 6 V
- Output voltage from 0.6 V to 5.5 V
- 1% feedback voltage accuracy (full temperature range)
- T_J = -40°C to +150°C
- Family of 0.5-A, 1-A, 2-A (continuous), and 3-A (peak) devices
- Switching frequency in PWM: 2.25 MHz
- · External synchronization from 1.8 MHz to 4 MHz
- Forced PWM or PWM/PFM operation
- Quiescent current: 17 µA (typical)
- · Adjustable soft start-up to 10 ms
- Precise ENABLE input allows:
 - User-defined undervoltage lockout
 - Exact sequencing
- 100% duty cycle mode
- Active output discharge
- Power-good output with window comparator
- For device options with selectable compensation, see the TPS628501

2 Applications

- Motor drives
- Factory automation and control
- Building automation
- Test and measurement
- Multi-function printer (MFP)
- General purpose POL



3 Description

The TPS62851x is a family of pin-to-pin 0.5-A, 1-A, 2-A (continuous), and 3-A (peak) high efficiency, easyto-use, synchronous step-down DC/DC converters. They are based on a peak current mode control topology. Low resistive switches allow up to 2-A continuous output current and 3-A peak current. The switching frequency is internally fixed at 2.25 MHz and can also be synchronized to an external clock in the range from 1.8 MHz to 4 MHz. In PWM/PFM mode, the TPS62851x automatically enters power save mode at light loads to maintain high efficiency across the whole load range. The TPS62851x provide a 1% output voltage accuracy in PWM mode, which helps design a power supply with high output voltage accuracy. The SS/TR pin allows setting the start-up time or tracking the output voltage to an external source, which allows external sequencing of different supply rails and limits the inrush current during startup.

The TPS62851x is available in an 8-pin 1.60-mm \times 2.10-mm SOT583 package, offering a high power density solution.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TPS628510		
TPS628511	SOT583	1.60 mm × 2.10 mm
TPS628512	301363	(including pins)
TPS628513		

(1) For all available packages, see the orderable addendum at the end of the data sheet.






Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Revision History	2
5 Device Comparison Table	3
6 Pin Configuration and Functions	4
7 Specifications	<mark>5</mark>
7.1 Absolute Maximum Ratings	<mark>5</mark>
7.2 ESD Ratings	
7.3 Recommended Operating Conditions	
7.4 Thermal Information	<mark>6</mark>
7.5 Electrical Characteristics	<mark>6</mark>
7.6 Typical Characteristics	<mark>8</mark>
8 Parameter Measurement Information	
8.1 Schematic	9
9 Detailed Description	
9.1 Overview	10
9.2 Functional Block Diagram	
9.3 Feature Description	10
-	

9.4 Device Functional Modes	.11
10 Application and Implementation	. 14
10.1 Application Information	
10.2 Typical Application	
10.3 System Examples	
11 Power Supply Recommendations	.28
12 Layout	.29
12.1 Layout Guidelines	
12.2 Layout Example	
13 Device and Documentation Support	
13.1 Device Support	. 30
13.2 Receiving Notification of Documentation Updates.	
13.3 Support Resources	. 30
13.4 Trademarks	
13.5 Electrostatic Discharge Caution	.30
13.6 Glossary	.30
14 Mechanical, Packaging, and Orderable	
Information	. 31

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (March 2021) to Revision B (June 2022)	Page
Added the TPS628513	
Changes from Revision * (August 2020) to Revision A (March 2021)	Page
Changed device status from Advance Information to Production Data	1



5 Device Comparison Table

DEVICE NUMBER	OUTPUT CURRENT	V _{OUT} DISCHARGE	FOLDBACK CURRENT LIMIT	TYPICAL OUTPUT CAPACITOR	SOFT START	OUTPUT VOLTAGE	PACKAGE TYPE
TPS628510DRLR	0.5 A	ON	OFF	2 × 10 µF	External capacitor on the SS/TR pin	Adjustable	DRL
TPS628511DRLR	1 A	ON	OFF	2 × 10 µF	External capacitor on the SS/TR pin	Adjustable	DRL
TPS628512DRLR	2 A	ON	OFF	2 × 10 µF	External capacitor on the SS/TR pin	Adjustable	DRL
TPS628513DRLR	3 A	ON	OFF	2 × 10 µF	External capacitor on the SS/TR pin	Adjustable	DRL
TPS6285010MQDYCRQ1 ⁽¹⁾	1A	ON	OFF	2 × 10 µF	Internal 1 ms	Fixed 1.8 V	DYC
TPS62850140QDYCRQ1 ⁽¹⁾	1A	ON	ON	2 × 10 µF	Internal 1 ms	Adjustable	DYC
TPS62850240QDYCRQ1 ⁽¹⁾	2A	ON	ON	2 × 10 µF	Internal 1 ms	Adjustable	DYC

(1) Preview



6 Pin Configuration and Functions




Figure 6-1. 8-Pin SOT583 DRL Package (Top View)

Table 6-1. Pin Functions

P	IN	I/O	DESCRIPTION
NAME	NO.	/U	DESCRIPTION
EN	2	I	This is the enable pin of the device. Connect to logic low to disable the device. Pull high to enable the device. Do not leave this pin unconnected.
FB	5	I	Voltage feedback input. Connect the resistive output voltage divider to this pin.
GND	8		Ground pin
MODE/SYNC	3	I	The device runs in PFM/PWM mode when this pin is pulled low. When the pin is pulled high, the device runs in forced PWM mode. Do not leave this pin unconnected. The mode pin can also be used to synchronize the device to an external frequency. See Section 7.5 for the detailed specification for the digital signal applied to this pin for external synchronization.
PG	6	0	Open-drain power-good output
SS/TR	4	I	Soft-Start / Tracking pin. An external capacitor connected from this pin to GND defines the rise time for the internal reference voltage. The pin can also be used as an input for tracking and sequencing - see Section 10.3.1 in this data sheet.
SW	7		This is the switch pin of the converter and is connected to the internal power MOSFETs.
VIN	1		Power supply input. Make sure the input capacitor is connected as close as possible between the VIN pin and GND.



7 Specifications

7.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	VIN	-0.3	6.5	
	SW (DC)	-0.3	V _{IN} + 0.3	
	SW (AC, less than 10 ns) ⁽³⁾	-3	10	V
	SS/TR, PG	-0.3	V _{IN} + 0.3	
	EN, MODE/SYNC, FB	-0.3	6.5	
T _{stg}	Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values are with respect to the network ground terminal.

(3) While switching

7.2 ESD Ratings

			VALUE	UNIT
	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD)	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±750	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

Over operating temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage range	2.7		6	V
V _{OUT}	Output voltage range	0.6		5.5	V
L	Effective inductance	0.32	0.47	1.2	μH
C _{OUT}	Effective output capacitance ⁽¹⁾	8	10	200	μF
C _{IN}	Effective input capacitance ⁽¹⁾	5	10		μF
I _{SINK_PG}	Sink current at the PG pin	0		2	mA
I _{OUT}	Output current, TPS628513 ⁽²⁾	0		3	А
TJ	Junction temperature	-40		150	°C

(1) The values given for all the capacitors in the table are effective capacitance, which includes the DC bias effect. Due to the DC bias effect of ceramic capacitors, the effective capacitance is lower than the nominal value when a voltage is applied. Please check the manufacturer's DC bias curves for the effective capacitance vs DC voltage applied.

(2) This part is designed for a 2-A continuous output current at a junction temperature of 105°C or 3-A continuous output current at a junction temperature of 85°C; exceeding the output current or the junction temperature can significantly reduce lifetime.



7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DRL (JEDEC) ⁽²⁾	DRL (EVM)	UNIT
		8 PINS	8 PINS	UNIT
R _{θJA}	Junction-to-ambient thermal resistance	110	60	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	41.3	n/a	°C/W
R _{θJB}	Junction-to-board thermal resistance	20	n/a	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.8	n/a	°C/W
Y _{JB}	Junction-to-board characterization parameter	20	n/a	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) JEDEC standard PCB with four layers, no thermal vias

7.5 Electrical Characteristics

Over operating junction temperature range ($T_J = -40^{\circ}C$ to +150°C) and $V_{IN} = 2.7$ V to 6 V. Typical values at $V_{IN} = 5$ V and $T_J = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY					¥	
l _Q	Quiescent current	EN = V_{IN} , no load, device not switching, MODE = GND, V_{OUT} = 0.6 V		17	36	μA
I _{SD}	Shutdown current	EN = GND, nominal value at T_J = 25°C, maximum value at T_J = 150°C		1.5	48	μA
V _{UVLO}	Undervoltage lockout threshold	V _{IN} rising	2.45	2.6	2.7	V
VUVLO	Undervoltage lockout threshold	V _{IN} falling	2.1	2.5	2.6	V
T _{JSD}	Thermal shutdown threshold	T _J rising		170		°C
' JSD	Thermal shutdown hysteresis	T _J falling		15		°C
CONTRO	DL AND INTERFACE					
V _{EN,IH}	Input threshold voltage at EN, rising edge		1.05	1.1	1.15	V
V _{EN,IL}	Input threshold voltage at EN, falling edge		0.96	1.0	1.05	V
V _{IH}	High-level input-threshold voltage at MODE/SYNC		1.1			V
I _{EN,LKG}	Input leakage current into EN	$V_{IH} = V_{IN} \text{ or } V_{IL} = GND$			125	nA
VIL	Low-level input-threshold voltage at MODE/SYNC				0.3	V
I _{LKG}	Input leakage current into MODE/SYNC				100	nA
t _{Delay}	Enable delay time	Time from EN high to device starts switching; V _{IN} applied already	85	150	470	μs
t _{Ramp}	Output voltage ramp time	Time from device starts switching to power good; device not in current limit	0.8	1.3	1.8	ms
t _{Ramp}	Output voltage ramp time, SS/TR pin open	Time from device starts switching to power good; device not in current limit	90	150	210	μs
I _{SS/TR}	SS/TR source current		2	2.5	2.8	μA
	Tracking gain	V _{FB} / V _{SS/TR}		1		
	Tracking offset	V_{FB} when $V_{SS/TR}$ = 0 V		±1		mV
f _{SYNC}	Frequency range on MODE/SYNC pin for synchronization		1.8		4	MHz
	Duty cycle of synchronization signal at MODE/SYNC		20%		80%	
	Time to lock to external frequency			50		μs
V _{TH_PG}	UVP power-good threshold voltage; DC level	Rising (%V _{FB})	92%	95%	98%	




Over operating junction temperature range ($T_J = -40^{\circ}C$ to +150°C) and $V_{IN} = 2.7$ V to 6 V. Typical values at $V_{IN} = 5$ V and $T_J = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{TH_PG}	UVP power-good threshold voltage; DC level	Falling (%V _{FB})	87%	90%	93%	
V _{TH_PG}	OVP power-good threshold voltage; DC level	Rising (%V _{FB})	107%	110%	113%	
	OVP power-good threshold voltage; DC level	Falling (%V _{FB})	104%	107%	111%	
V _{PG,OL}	Low-level output voltage at PG	I _{SINK_PG} = 2 mA		0.07	0.3	V
I _{PG,LKG}	Input leakage current into PG	V _{PG} = 5 V			100	nA
t _{PG}	PG deglitch time	For a high level to low level transition on the power-good output		40		μs
OUTPUT		· · · · ·				
V _{FB}	Feedback voltage, adjustable version			0.6		V
I _{FB,LKG}	Input leakage current into FB, adjustable version	V _{FB} = 0.6 V		1	70	nA
V _{FB}	Feedback voltage accuracy	$PWM, V_{IN} \geq V_{OUT} + 1 V$	-1%		1%	
V _{FB}	Feedback voltage accuracy	$\begin{array}{l} \mbox{PFM}, \mbox{V}_{IN} \geq \mbox{V}_{OUT} + 1 \mbox{ V}, \mbox{V}_{OUT} \geq 1.0 \mbox{ V}, \\ \mbox{C}_{o,eff} \geq 10 \mu\mbox{F}, \mbox{L} = 0.47 \mbox{μ}\mbox{H} \end{array}$	-1%		2%	
V _{FB}	Feedback voltage accuracy	$\begin{array}{l} {\sf PFM}, {\sf V}_{{\sf IN}} \geq {\sf V}_{{\sf OUT}} + 1 {\sf V}, {\sf V}_{{\sf OUT}} < 1.0 {\sf V}, \\ {\sf C}_{{\sf o},{\sf eff}} \geq 15 {\sf \mu F}, {\sf L} = 0.47 {\sf \mu H} \end{array}$	-1%		3%	
V _{FB}	Feedback voltage accuracy with voltage tracking	$V_{IN} \ge V_{OUT} + 1 V, V_{SS/TR} = 0.3 V$	-4%		4%	
	Load regulation	PWM		0.05		%/A
	Line regulation	PWM, $I_{OUT} = 1 \text{ A}, V_{IN} \ge V_{OUT} + 1 \text{ V}$		0.02		%/V
R _{DIS}	Output discharge resistance				100	Ω
f _{SW}	PWM switching frequency		2.025	2.25	2.475	MHz
t _{on,min}	Minimum on time of high-side FET	V_{IN} = 3.3 V, T _J = -40°C to 125°C		35	52	ns
t _{on,min}	Minimum on time of low-side FET			10		ns
D	High-side FET on-resistance	$V_{IN} \ge 5 V$		65	120	mΩ
R _{DS(ON)}	Low-side FET on-resistance	$V_{IN} \ge 5 V$		33	70	mΩ
	High-side MOSFET leakage current			0.01	44	μA
	Low-side MOSFET leakage current			0.01	70	μA
	SW leakage	V(SW) = 0.6 V, current into SW	-0.05		11	μA
I _{LIMH}	High-side FET switch current limit	DC value, for TPS628513; V _{IN} = 3 V to 6 V	3.45	4.5	5.1	А
I _{LIMH}	High-side FET switch current limit	DC value, for TPS628512; V_{IN} = 3 V to 6 V	2.85	3.4	3.9	A
I _{LIMH}	High-side FET switch current limit	DC value, for TPS628511; V _{IN} = 3 V to 6 V	2.1	2.6	3.0	А
I _{LIMH}	High-side FET switch current limit	DC value, for TPS628510; V _{IN} = 3 V to 6 V	1.6	2.1	2.5	А
ILIMNEG	Low-side FET negative current limit	DC value		-1.8		А



7.6 Typical Characteristics





8 Parameter Measurement Information

8.1 Schematic




Figure 8-1. Measurement Setup

Table 8-1. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER ⁽¹⁾
IC	TPS628512	Texas Instruments
L	0.47-µH inductor DFE201210U	Murata
C _{IN}	2 × 10 µF / 6.3 V GRM188D70J106MA73	Murata
C _{OUT}	2 × 10 μ F / 6.3 V GRM188D70J106MA73 for VOUT ≥ 1 V	Murata
C _{OUT}	3 × 10 μF / 6.3 V GRM188D70J106MA73 for VOUT < 1 V	Murata
C _{SS}	4.7 nF (equal to 1-ms start-up ramp); GCM188R72A472KA37	Any
C _{FF}	10 pF	Any
R ₁	Depending on VOUT	Any
R ₂	Depending on VOUT	Any
R ₃	100 kΩ	Any

(1) See the Third-Party Products Disclaimer.



9 Detailed Description


9.1 Overview

The TPS62851x synchronous switch mode power converters are based on a peak current mode control topology. The control loop is internally compensated.

The regulation network achieves fast and stable operation with small external components and low-ESR ceramic output capacitors. The devices can be operated without a feedforward capacitor on the output voltage divider, however, using a typically 10-pF feedforward capacitor improves transient response.

The devices support forced fixed frequency PWM operation with the MODE pin tied to a logic high level. The frequency is defined as 2.25 MHz internally fixed. Alternatively, the devices can be synchronized to an external clock signal in a range from 1.8 MHz to 4 MHz, applied to the MODE pin with no need for additional passive components. An internal PLL allows you to change from internal clock to external clock during operation. The synchronization to the external clock is done on a falling edge of the clock applied at MODE to the rising edge on the SW pin. This allows a roughly 180° phase shift when the SW pin is used to generate the synchronization signal for a second converter. When the MODE pin is set to a logic low level, the device operates in power save mode (PFM) at low output current and automatically transfers to fixed frequency PWM mode at higher output current. In PFM mode, the switching frequency decreases linearly based on the load to sustain high efficiency down to very low output current.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Precise Enable (EN)

The voltage applied at the enable pin of the TPS62851x is compared to a fixed threshold of 1.1 V for a rising voltage. This allows you to drive the pin by a slowly changing voltage and enables the use of an external RC network to achieve a power-up delay.

The Precise Enable input provides a user-programmable undervoltage lockout by adding a resistor divider to the input of the Enable pin.

The enable input threshold for a falling edge is typically 100 mV lower than the rising edge threshold. The TPS62851x starts operation when the rising threshold is exceeded. For proper operation, the enable (EN) pin must be terminated and must not be left floating. Pulling the enable pin low forces the device into shutdown, with



a shutdown current of typically 1 µA. In this mode, the internal high-side and low-side MOSFETs are turned off and the entire internal control circuitry is switched off.

9.3.2 MODE / SYNC

When MODE/SYNC is set low, the device operates in PWM or PFM mode, depending on the output current. The MODE/SYNC pin allows you to force PWM mode when set high. The pin also allows you to apply an external clock in a frequency range from 1.8 MHz to 4 MHz for external synchronization. The specifications for the minimum on-time and minimum off-time have to be observed when setting the external frequency. The external clock must be set to about 2.25 MHz initially and then increased or decreased to the desired frequency. This ensures a low distortion of the output voltage when the external frequency is applied.

9.3.3 Spread Spectrum Clocking (SSC)

If interested in this option, please contact Texas Instruments. The device offers spread spectrum clocking as an option. When SSC is enabled, the switching frequency is randomly changed in PWM mode when the internal clock is used. The frequency variation is typically between the nominal switching frequency and up to 288 kHz above the nominal switching frequency. When the device is externally synchronized by applying a clock signal to the MODE/SYNC pin, the TPS62851x follows the external clock and the internal spread spectrum block is turned off. SSC is also disabled during soft start.

9.3.4 Undervoltage Lockout (UVLO)

If the input voltage drops, the undervoltage lockout prevents misoperation of the device by switching off both the power FETs. When enabled, the device is fully operational for input voltages above the rising UVLO threshold and turns off if the input voltage trips below the threshold for a falling supply voltage.

9.3.5 Power Good Output (PG)

Power good is an open-drain output that requires a pullup resistor to any voltage up to the recommended input voltage level. It is driven by a window comparator. PG is held low when the device is disabled, in undervoltage lockout in thermal shutdown, and not in soft start. When the output voltage is in regulation hence, within the window defined in the electrical characteristics, the output is high impedance.

 V_{IN} must remain present for the PG pin to stay low. If the power good output is not used, it is recommended to tie to GND or leave open. The PG indicator features a de-glitch, as specified in the electrical characteristics, for the transition from "high impedance" to "low" of its output.

Table 9-1. PG Status							
EN	PG STATE						
X	V _{IN} < 2 V	undefined					
low	$V_{IN} \ge 2 V$	low					
high	$2 \text{ V} \le \text{V}_{\text{IN}} \le \text{UVLO OR}$ in thermal shutdown OR V_{OUT} not in regulation OR device in soft start	low					
high	V _{OUT} in regulation	high impedance					

9.3.6 Thermal Shutdown

The junction temperature (T_J) of the device is monitored by an internal temperature sensor. If T_J exceeds 170°C (typ), the device goes into thermal shutdown. Both the high-side and low-side power FETs are turned off and PG goes low. When T_J decreases below the hysteresis amount of typically 15°C, the converter resumes normal operation, beginning with soft start. During a PFM pause, the thermal shutdown is not active. After a PFM pause, the device needs up to 9 µs to detect a junction temperature that is too high. If the PFM burst is shorter than this delay, the device does not detect a junction temperature that is too high.

9.4 Device Functional Modes

9.4.1 Pulse Width Modulation (PWM) Operation

The TPS62851x has two operating modes: forced PWM mode, which is discussed in this section, and PWM/PFM as discussed in Section 9.4.2.

Copyright © 2022 Texas Instruments Incorporated



With the MODE/SYNC pin set to high, the TPS62851x operates with pulse width modulation in continuous conduction mode (CCM). The switching frequency is 2.25 MHz or defined by an external clock signal applied to the MODE/SYNC pin. With an external clock applied to MODE/SYNC, the TPS62851x follow the frequency applied to the pin. In general, the frequency range in forced PWM mode is 1.8 MHz to 4 MHz. However, the frequency needs to be in a range the TPS62851x can operate at, taking the minimum on-time into account.

9.4.2 Power Save Mode Operation (PWM/PFM)

When the MODE/SYNC pin is low, power save mode is allowed. The device operates in PWM mode as long as the peak inductor current is above the PFM threshold of about 0.8 A. When the peak inductor current drops below the PFM threshold, the device starts to skip switching pulses. In power save mode, the switching frequency decreases with the load current maintaining high efficiency.

9.4.3 100% Duty-Cycle Operation

The duty cycle of a buck converter operated in PWM mode is given as D = VOUT / VIN. The duty cycle increases as the input voltage comes close to the output voltage and the off-time gets smaller. When the minimum off-time of typically 10 ns is reached, the TPS62851x skips switching cycles while it approaches 100% mode. In 100% mode, it keeps the high-side switch on continuously. The high-side switch stays turned on as long as the output voltage is below the target. In 100% mode, the low-side switch is turned off. The maximum dropout voltage in 100% mode is the product of the on-resistance of the high-side switch plus the series resistance of the inductor and the load current.

9.4.4 Current Limit and Short Circuit Protection

The TPS62851x is protected against overload and short circuit events. If the inductor current exceeds the current limit I_{LIMH} , the high-side switch is turned off and the low-side switch is turned on to ramp down the inductor current. The high-side switch turns on again only if the current in the low side-switch has decreased below the low side current limit. Due to internal propagation delay, the actual current can exceed the static current limit. The dynamic current limit is given as:

$$I_{peak(typ)} = I_{LIMH} + \frac{V_L}{L} \cdot t_{PD}$$
⁽¹⁾

where

- I_{LIMH} is the static current limit as specified in the electrical characteristics
- L is the effective inductance at the peak current
- V_L is the voltage across the inductor (V_{IN} V_{OUT})
- t_{PD} is the internal propagation delay of typically 50 ns

The current limit can exceed static values, especially if the input voltage is high and very small inductances are used. The dynamic high-side switch peak current can be calculated as follows:

$$I_{peak(typ)} = I_{LIMH} + \frac{V_{IN} - V_{OUT}}{L} \cdot 50ns$$

(2)

9.4.5 Foldback Current Limit and Short Circuit Protection

This is valid for devices where foldback current limit is enabled. If interested in this option, please contact Texas Instruments.

When the device detects current limit for more than 1024 subsequent switching cycles, it reduces the current limit from its nominal value to typically 1.3 A. Foldback current limit is left when the current limit indication goes away. If device operation continues in current limit, it would, after 3072 switching cycles, try for full current limit again for 1024 switching cycles.

9.4.6 Output Discharge

The purpose of the discharge function is to ensure a defined down-ramp of the output voltage when the device is being disabled and to keep the output voltage close to 0 V when the device is off. The output discharge feature



is only active once the TPS62851x have been enabled at least once since the supply voltage was applied. The discharge function is enabled as soon as the device is disabled, in thermal shutdown, or in undervoltage lockout. The minimum supply voltage required for the discharge function to remain active typically is 2 V. Output discharge is not activated during a current limit or foldback current limit event.

9.4.7 Soft Start / Tracking (SS/TR)

The internal soft-start circuitry controls the output voltage slope during start-up. This avoids excessive inrush current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drops from high impedance power sources or batteries. When EN is set high to start operation, the device starts switching after a delay of about 200 μ s, then the internal reference and hence V_{OUT} rises with a slope controlled by an external capacitor connected to the SS/TR pin.

Leaving the SS/TR pin un-connected provides the fastest start-up ramp with 160 μ s typically. A capacitor connected from SS/TR to GND is charged with 2.5 μ A by an internal current source during soft start until it reaches the reference voltage of 0.6 V. The capacitance required to set a certain ramp-time (t_{ramp}) therefore is:

$$Css[nF] = \frac{2.5\mu A \cdot t_{ramp}[ms]}{0.6V}$$

(3)

If the device is set to shutdown (EN = GND), undervoltage lockout, or thermal shutdown, an internal resistor pulls the SS/TR pin to GND to ensure a proper low level. Returning from those states causes a new start-up sequence.

A voltage applied at SS/TR can be used to track a master voltage. The output voltage follows this voltage in both directions up and down in forced PWM mode. In PFM mode, the output voltage decreases based on the load current. The SS/TR pin must not be connected to the SS/TR pin of other devices. The maximum value for C_{SS} is 47 nF to ensure proper discharge before the device starts to ramp the output voltage.

9.4.8 Input Overvoltage Protection

When the input voltage exceeds the absolute maximum rating, the device is set to PFM mode so it cannot transfer energy from the output to the input.



10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Programming the Output Voltage

The output voltage of the TPS62851x is adjustable. It can be programmed for output voltages from 0.6 V to 5.5 V using a resistor divider from VOUT to GND. The voltage at the FB pin is regulated to 600 mV. The value of the output voltage is set by the selection of the resistor divider from Equation 6. It is recommended to choose resistor values that allow a current of at least 2 μ A, meaning the value of R₂ must not exceed 400 k Ω . Lower resistor values are recommended for highest accuracy and most robust design.

$$R_1 = R_2 \cdot \left(\frac{V_{OUT}}{V_{FB}} - 1\right) \tag{4}$$

10.1.2 Inductor Selection

The TPS62851x is designed for a nominal 0.47- μ H inductor with a switching frequency of typically 2.25 MHz. Larger values can be used to achieve a lower inductor current ripple but they can have a negative impact on efficiency and transient response. Smaller values than 0.47 μ H cause a larger inductor current ripple which causes larger negative inductor current in forced PWM mode at low or no output current. For a higher or lower nominal switching frequency, the inductance must be changed accordingly. See Section 7.3 for details.

The inductor selection is affected by several effects like inductor ripple current, output ripple voltage, PWM-to-PFM transition point, and efficiency. In addition, the inductor selected has to be rated for appropriate saturation current and DC resistance (DCR). Equation 5 calculates the maximum inductor current.

$$I_{L(\max)} = I_{OUT(\max)} + \frac{\Delta I_{L(\max)}}{2}$$

$$\Delta I_{L(\max)} = \frac{V_{OUT} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}{L \min} \cdot \frac{1}{f_{SW}}$$
(5)
(6)

where

- I_{L(max)} is the maximum inductor current
- $\Delta I_{L(max)}$ is the peak-to-peak inductor ripple current
- · Lmin is the minimum inductance at the operating point



ТҮРЕ	INDUCTANCE [µH]	CURRENT [A]	FOR DEVICE	NOMINAL SWITCHING FREQUENCY	DIMENSIONS [LxBxH] mm	MANUFACTURER ⁽²⁾
DFE201210U-R47M	0.47 µH, ±20%	see data sheet	TPS628510/511 / 512	2.25 MHz	2.0 x 1.2 x 1.0	Murata
DFE201210U-1R0M	1 µH, ±20%	see data sheet	TPS628510/511 / 512	2.25 MHz	2.0x 1.2 x 1.0	Murata
DFE201210U-R68	0.68 µH, ±20%	see data sheet	TPS628510/511 / 512	2.25 MHz	2.0x 1.2 x 1.0	Murata
XEL3515-561ME	0.56 µH, ±20%	4.5	TPS628510/511 / 512	2.25 MHz	3.5 x 3.2 x 1.5	Coilcraft
XFL4015-701ME	0.70 μH, ±20%	3.3	TPS628510/511 / 512	2.25 MHz	4.0 x 4.0 x 1.6	Coilcraft
XFL4015-471ME	0.47 µH, ±20%	3.5	TPS628510/511 / 512	2.25 MHz	4.0 x 4.0 x 1.6	Coilcraft

Table 10-1. Typical Inductors

Lower of I_{RMS} at 20°C rise or I_{SAT} at 20% drop. See the *Third-Party Products Disclaimer*. (1)

(2)

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. A margin of about 20% is recommended to add. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and size as well.

10.1.3 Capacitor Selection

10.1.3.1 Input Capacitor

For most applications, 10-µF nominal is sufficient and is recommended. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. A low-ESR multilayer ceramic capacitor (MLCC) is recommended for best filtering and must be placed between VIN and GND as close as possible to those pins.

10.1.3.2 Output Capacitor

The architecture of the TPS62851x allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, it is recommended to use X7R or X5R dielectric. Using a higher value has advantages like smaller voltage ripple and a tighter DC output accuracy in power save mode.

10.2 Typical Application




Figure 10-1. Typical Application for Indy

10.2.1 Design Requirements

The design guidelines provide a component selection to operate the device within the recommended operating conditions.

Copyright © 2022 Texas Instruments Incorporated



10.2.2 Detailed Design Procedure

$$R_1 = R_2 \cdot \left(\frac{V_{OUT}}{V_{FB}} - 1\right)$$

With $V_{FB} = 0.6 V$:


(7)

Table 10-2. Setting the Output Voltage									
NOMINAL OUTPUT VOLTAGE V _{OUT}	R ₁	R ₂	C _{FF}	EXACT OUTPUT VOLTAGE					
0.8 V	16.9 kΩ	51 kΩ	10 pF	0.7988 V					
1.0 V	20 kΩ	30 kΩ	10 pF	1.0 V					
1.1 V	39.2 kΩ	47 kΩ	10 pF	1.101 V					
1.2 V	68 kΩ	68 kΩ	10 pF	1.2 V					
1.5 V	76.8 kΩ	51 kΩ	10 pF	1.5 V					
1.8 V	80.6 kΩ	40.2 kΩ	10 pF	1.803 V					
2.5 V	47.5 kΩ	15 kΩ	10 pF	2.5 V					
3.3 V	88.7 kΩ	19.6 kΩ	10 pF	3.315 V					




10.2.3 Application Curves

All plots have been taken with a nominal switching frequency of 2.25 MHz when set to PWM mode, unless otherwise noted. The BOM is according to Figure 8-1.










Copyright © 2022 Texas Instruments Incorporated




TPS628510, TPS628511, TPS628512, TPS628513 SLUSD04B – AUGUST 2020 – REVISED JUNE 2022




TPS628510, TPS628511, TPS628512, TPS628513 SLUSD04B – AUGUST 2020 – REVISED JUNE 2022











TPS628510, TPS628511, TPS628512, TPS628513 SLUSDO4B – AUGUST 2020 – REVISED JUNE 2022








TPS628510, TPS628511, TPS628512, TPS628513 SLUSD04B – AUGUST 2020 – REVISED JUNE 2022




TPS628510, TPS628511, TPS628512, TPS628513 SLUSDO4B – AUGUST 2020 – REVISED JUNE 2022














10.3 System Examples

10.3.1 Voltage Tracking

The TPS62851x follows the voltage applied to the SS/TR pin. A voltage ramp on SS/TR to 0.6 V ramps the output voltage according to the 0.6-V feedback voltage.

Tracking the 3.3 V of device 1, so that both rails reach their target voltage at the same time, requires a resistor divider on SS/TR of device 2 equal to the output voltage divider of device 1. The output current of 2.5 μ A on the SS/TR pin causes an offset voltage on the resistor divider formed by R₅ and R₆. The equivalent resistance of R₅ // R₆ must be kept below 15 kΩ. The current from SS/TR causes a slightly higher voltage across R6 than 0.6 V, which is desired because device 2 switches to its internal reference as soon as the voltage at SS/TR is higher than 0.6 V.

In case both devices need to run in forced PWM mode, it is recommended to tie the MODE pin of device 2 to the output voltage or the power good signal of device 1, the master device. The TPS6281x does have a duty cycle limitation defined by the minimum on-time. For tracking down to low output voltages, device 2 cannot follow once the minimum duty cycle is reached. Enabling PFM mode while tracking is in progress allows the user to ramp down the output voltage close to 0 V.






Figure 10-57. Schematic for Output Voltage Tracking




Figure 10-58. Scope Plot for Output Voltage Tracking



10.3.2 Synchronizing to an External Clock

The TPS62851x can be externally synchronized by applying an external clock on the MODE/SYNC pin. There is no need for any additional circuitry as long as the input signal meets the requirements given in the electrical specifications. The clock can be applied / removed during operation, allowing you to switch from an externally defined fixed frequency to power-save mode or to internal fixed frequency operation.





Figure 10-59. Schematic using External Synchronization



11 Power Supply Recommendations

The TPS62851x device family does not have special requirements for its input power supply. The output current of the input power supply needs to be rated according to the supply voltage, output voltage, and output current of the TPS62851x.



12 Layout

12.1 Layout Guidelines

A proper layout is critical for the operation of a switched mode power supply, even more at high switching frequencies. Therefore, the PCB layout of the TPS62851x demands careful attention to ensure operation and to get the performance specified. A poor layout can lead to issues like the following:

- Poor regulation (both in Section 12.2 and load)
- Stability and accuracy weaknesses
- Increased EMI radiation
- · Noise sensitivity


See Figure 12-1 for the recommended layout of the TPS62851x, which is designed for common external ground connections. The input capacitor must be placed as close as possible between the VIN and GND pin.

Provide low inductive and resistive paths for loops with high di/dt. Therefore, paths conducting the switched load current must be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for wires with high dv/dt. Therefore, the input and output capacitance must be placed as close as possible to the IC pins and parallel wiring over long distances and narrow traces must be avoided. Loops which conduct an alternating current should outline an area as small as possible, as this area is proportional to the energy radiated.

Sensitive nodes like FB need to be connected with short wires and not nearby high dv/dt signals (for example, SW). As they carry information about the output voltage, they must be connected as close as possible to the actual output voltage (at the output capacitor). The capacitor on the SS/TR pin as well as the FB resistors, R_1 and R_2 , must be kept close to the IC and be connected directly to the pin and the system ground plane.

The package uses the pins for power dissipation. Thermal vias on the VIN and GND pins help to spread the heat into the PCB.

The recommended layout is implemented on the EVM and shown in the *TPS62851xEVM-139 Evaluation Module User's Guide*.



12.2 Layout Example

Figure 12-1. Example Layout



13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		uly	(2)	(6)	(3)		(4/5)	
TPS628510DRLR	ACTIVE	SOT-5X3	DRL	8	4000	RoHS & Green	Call TI SN	Level-2-260C-1 YEAR	-40 to 150	1000	Samples
TPS628511DRLR	ACTIVE	SOT-5X3	DRL	8	4000	RoHS & Green	Call TI SN	Level-2-260C-1 YEAR	-40 to 150	1100	Samples
TPS628512DRLR	ACTIVE	SOT-5X3	DRL	8	4000	RoHS & Green	Call TI SN	Level-2-260C-1 YEAR	-40 to 150	1200	Samples
TPS628513DRLR	ACTIVE	SOT-5X3	DRL	8	4000	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 150	1300	Samples
XPS628510DRLR	ACTIVE	SOT-5X3	DRL	8	4000	TBD	Call TI	Call TI	-40 to 150		Samples
XPS628511DRLR	ACTIVE	SOT-5X3	DRL	8	4000	TBD	Call TI	Call TI	-40 to 150		Samples
XPS628512DRLR	ACTIVE	SOT-5X3	DRL	8	4000	TBD	Call TI	Call TI	-40 to 150		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

24-Sep-2022

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



*All dimensions are nominal


www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS628510DRLR	SOT-5X3	DRL	8	4000	180.0	8.4	2.75	1.9	0.8	4.0	8.0	Q3
TPS628511DRLR	SOT-5X3	DRL	8	4000	180.0	8.4	2.75	1.9	0.8	4.0	8.0	Q3
TPS628512DRLR	SOT-5X3	DRL	8	4000	180.0	8.4	2.75	1.9	0.8	4.0	8.0	Q3
TPS628513DRLR	SOT-5X3	DRL	8	4000	180.0	8.4	2.75	1.9	0.8	4.0	8.0	Q3



www.ti.com

PACKAGE MATERIALS INFORMATION

21-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS628510DRLR	SOT-5X3	DRL	8	4000	210.0	185.0	35.0
TPS628511DRLR	SOT-5X3	DRL	8	4000	210.0	185.0	35.0
TPS628512DRLR	SOT-5X3	DRL	8	4000	210.0	185.0	35.0
TPS628513DRLR	SOT-5X3	DRL	8	4000	210.0	185.0	35.0


DRL0008A



PACKAGE OUTLINE

SOT-5X3 - 0.6 mm max height

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not average 0.45 mm particular.
- exceed 0.15 mm per side.
- 4. Reference JEDEC Registration MO-293, Variation UDAD




DRL0008A

EXAMPLE BOARD LAYOUT

SOT-5X3 - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.




DRL0008A

EXAMPLE STENCIL DESIGN

SOT-5X3 - 0.6 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated