



Actual Size

(3 00 mm x 3 00 mm)

TPS72101, TPS72115 TPS72116, TPS72118

SLVS352C-DECEMBER 2001-REVISED MARCH 2006


# LOW INPUT VOLTAGE, CAP FREE 150-mA LOW-DROPOUT LINEAR REGULATORS

## FEATURES

- 150-mA LDO
- Available in 1.5-V, 1.6-V, 1.8-V Fixed-Output and Adjustable (1.2-V to 2.5-V) Versions
- Low Input Voltage Requirement (Down to 1.8 V)
- Small Output Capacitor, 0.1-µF
- Dropout Voltage Typically 200 mV at 150 mA
- Less Than 1 µA Quiescent Current in Shutdown Mode
- Thermal Protection
- Over Current Limitation
- 5-Pin SOT-23 (DBV) Package

### **APPLICATIONS**

- Portable Communication Devices
- Battery Powered Equipment
- PCMCIA Cards
- Personal Digital Assistants
- Modems
- Bar Code Scanners
- Backup Power Supplies
- SMPS Post Regulation
- Internet Audio



## DESCRIPTION

The TPS721xx family of LDO regulators is available in fixed voltage options that are commonly used to power the latest DSPs and microcontrollers with an adjustable option ranging from 1.22 V to 2.5 V. These regulators can be used in a wide variety of applications ranging from portable, battery-powered equipment to PC peripherals. The family features operation over a wide range of input voltages (1.8 V to 5.5 V) and low dropout voltage (150 mV at full load). Therefore, compared to many other regulators that require 2.5-V or higher input voltages for operation, these regulators can be operated directly from two AAA batteries. Also, the typical guiescent current (ground pin current) is low, starting at 85 µA during normal operation and 1 µA in shutdown mode. These regulators can be operated very efficiently and. in a battery-powered application, help extend the longevity of the device.

Similar LDO regulators require  $1-\mu F$  or larger output capacitors for stability. However, this regulator uses an internal compensation scheme that stabilizes the feedback loop over the full range of input voltages and load currents with output capacitances as low as  $0.1-\mu F$ . Ceramic capacitors of this size are relatively inexpensive and available in small footprints.

This family of regulators is particularly suited as a portable power supply solution due to its minimal board space requirement and 1.8-V minimum input voltage. Being able to use two off-the-shelf AAA batteries makes system design easier and also reduces component cost. Moreover, the solution will be more efficient than if a regulator with a higher input voltage is used.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### SLVS352C-DECEMBER 2001-REVISED MARCH 2006



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### **ORDERING INFORMATION**

Tj	VOLTAGE	PACKAGE	PART	NUMBER	SYMBOL
	Adjustable		TPS72101DBVT <sup>(1)</sup>	TPS72101DBVR <sup>(2)</sup>	PEKI
	1.5 V	SOT-23	TPS72115DBVT <sup>(1)</sup>	TPS72115DBVR <sup>(2)</sup>	PEII
-40°C to 125°C	1.6 V	1.6 V (DBV)		TPS72116DBVR <sup>(2)</sup>	PHFI
	1.8 V		TPS72118DBVT <sup>(1)</sup>	TPS72118DBVR <sup>(2)</sup>	PEJI

(1) The DBVT indicates tape and reel of 250 parts.

(2) The DBVR indicates tape and reel of 3000 parts.

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)(2)</sup>

	TPS72101, TPS72115, TPS72116, TPS72118
Voltage range at IN	-0.3 V to 7 V
Voltage range at EN	-0.3 V to 7 V
Voltage on OUT, FB, NC	-0.3 V to V <sub>I</sub> + 0.3 V
Peak output current	Internally limited
ESD rating, HBM	3 kV
Continuous total power dissipation	See Dissipation Rating Table
Operating junction temperature range, T <sub>J</sub>	-40°C to 150°C
Storage temperature range, T <sub>stg</sub>	-65°C to 150°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.All voltage values are with respect to network ground terminal.

(2) All voltage values are with respect to network ground terminal.

### PACKAGE DISSIPATION RATING

BOARD	PACKAGE	$R_{\Theta JC}$	$R_{\Theta JA}$	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> ≤ 25°C POWER RATING	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
Low-K <sup>(1)</sup>	DBV	65.8 °C/W	259 °C/W	3.9 mW/°C	386 mW	212 mW	154 mW
High-K <sup>(2)</sup>	DBV	65.8 °C/W	180 °C/W	5.6 mW/°C	555 mW	305 mW	222 mW

(1) The JEDEC Low-K (1s) board design used to derive this data was a 3 inch x 3 inch, two-layer board with 2 ounce copper traces on top of the board.

(2) The JEDEC High-K (2s2p) board design used to derive this data was a 3 inch x 3 inch, multilayer board with 1 ounce internal power and ground planes and 2 ounce copper traces on top and bottom of the board.

#### SLVS352C-DECEMBER 2001-REVISED MARCH 2006

## **ELECTRICAL CHARACTERISTICS**

over recommended operating junction temperature range  $V_{IN} = V_{OUT(Nom)} + 1 V$ ,  $I_{OUT} = 1 mA$ ,  $EN = V_{IN}$ ,  $C_{OUT} = 1 \mu F$  (unless otherwise noted)

	PARAMETER		TEST COND	MIN	TYP	MAX	UNIT							
V <sub>IN</sub>	Input voltage <sup>(1)</sup>				1.8		5.5	V						
V <sub>OUT</sub>	Output voltage range	TPS72101			1.225		2.5	V						
IOUT	Continuous output curre	nt			0		150	mA						
TJ					-40		125	°C						
		TPS72101	0 μA < I <sub>OUT</sub> < 150 mA <sup>(1)</sup>	$1.8 \text{ V} \le \text{V}_{\text{OUT}} \le 2.5 \text{ V}$	0.97 V <sub>O</sub>		1.03 V <sub>O</sub>							
		TD070445	$T_J = 25^{\circ}C$			1.5								
		TPS72115	0 μA < I <sub>OUT</sub> < 150 mA	$2.5~V \leq V_{IN} \leq 5.5~V$	1.455		1.545							
V <sub>OUT</sub>	Output voltage	TD070440	$T_J = 25^{\circ}C$			1.6		V						
		TPS72116	0 μA < I <sub>OUT</sub> < 150 mA	$2.6~V \leq V_{IN} \leq 5.5~V$	1.552		1.648							
		TD070440	T <sub>J</sub> = 25°C			1.8								
		TPS72118	0 μA < I <sub>OUT</sub> < 150 mA	$2.8~V \leq V_{IN} \leq 5.5~V$	1.746		1.854							
			$T_J = 25^{\circ}C$			85								
	Outersent summert (OND						120							
I <sub>(Q)</sub> Quiescent current (GND	current)	I <sub>OUT</sub> = 150 mA	$T_J = 25^{\circ}C$		570		μA							
			I <sub>OUT</sub> = 150 mA											
			EN < 0.5 V	$T_J = 25^{\circ}C$		0.01								
	Standby current		EN < 0.5 V			1	μA							
V <sub>n</sub>	Output noise voltage	TPS72115	BW = 200 Hz to 100 kHz, T <sub>J</sub> = 25°C	C <sub>o</sub> = 1 μF		90		μV						
V <sub>ref</sub>	Reference voltage		$T_J = 25^{\circ}C$			1.225		V						
PSRR	Ripple rejection		f = 100 Hz, $C_o = 10 \ \mu\text{F}$ , $I_{OUT}$ = 150 mA	$T_J = 25^{\circ}C; See^{(1)}$		48		dB						
	Current limit		See (2)		175		525	mA						
	Output voltage line regu	lation		T <sub>J</sub> = 25°C	0.03	0.03	0.09							
	$(\Delta V_{OUT}/V_{OUT})^{(1)}$		$V_{O}$ + 1 V < $V_{IN} \le 2.5$ V				0.1	%/V						
	Output voltage load regulation	TPS72118	0 < I <sub>OUT</sub> < 150 mA	T <sub>J</sub> = 25°C		0.5		mV						
VIH	EN high level input				1.4			V						
V <sub>IL</sub>	EN low level input				-0.2		0.4	V						
I <sub>I</sub> EN input current			EN = 0 V		-0.01									
			EN = IN			-0.01		μA						
V		TPS72118	I <sub>OUT</sub> = 150 mA	$T_J = 25^{\circ}C$		150								
V <sub>DO</sub>	Dropout voltage <sup>(3)</sup>	TPS72101	I <sub>OUT</sub> = 150 mA	$1.2~\text{V} \leq \text{V}_{\text{O}} \leq 5.2~\text{V}$			240	mV						
l <sub>n</sub>	Feedback input current	TPS72101					1	μA						
	Thermal shutdown temp	erature				170		°C						
	Thermal shutdown hyste	eresis				20		°C						

 Minimum IN operating voltage is 1.8 V or V<sub>OUT</sub> + V<sub>DO</sub>, whichever is greater.
Test condition includes output voltage V<sub>O</sub> = 1 V and pulse duration = 10 mS.
Dropout voltage is defined as the differential voltage between V<sub>O</sub> and V<sub>I</sub> when V<sub>O</sub> drops 100 mV below the value measured with V<sub>IN</sub> = V<sub>OUT</sub>+ V<sub>DO</sub>.



SLVS352C-DECEMBER 2001-REVISED MARCH 2006






Figure 1. FUNCTIONAL BLOCK DIAGRAM—ADJUSTABLE VERSION



A. This pin must be left floating and not connected to GND.




#### **Terminal Functions**

TERMINAL		DESCRIPTION
NAME	NO.	DESCRIPTION
GND	2	Ground
EN	3	Enable input
IN	1	Input supply voltage
NC/FB	4	NC = Not connected (see <sup>(A)</sup> ); FB = Feedback (adjustable option TPS72101)
OUT	5	Regulated output voltage

#### SLVS352C-DECEMBER 2001-REVISED MARCH 2006


#### **TYPICAL CHARACTERISTICS**







#### **TYPICAL CHARACTERISTICS (continued)**



### **APPLICATION INFORMATION**

The TPS721xx family of low-dropout (LDO) regulators functions with a very low input voltage (>1.8 V). The dropout voltage is typically 150 mV at full load. Typical quiescent current (ground pin current) is only 85  $\mu$ A and drops to 1  $\mu$ A in the shutdown mode.

#### **DEVICE OPERATION**

The TPS721xx family can be operated at low input voltages due to low voltage circuit design techniques and a PMOS pass element that exhibits low dropout.

A logic low on the enable input, EN, shuts off the output and reduces the supply current to less than 1  $\mu$ A. EN may be tied to V<sub>IN</sub> in applications where the shutdown feature is not used.

Current limiting and thermal protection prevent damage by excessive output current and/or power dissipation. The device switches into a constant-current mode at approximately 350 mA; further load reduces the output voltage instead of increasing the output current. The thermal protection shuts the regulator off if the junction temperature rises above 170°C. Recovery is automatic when the junction temperature drops approximately 20°C below the high temperature trip point. The PMOS pass element includes a back diode that safely conducts reverse current when the input voltage level drops below the output voltage level.

A typical application circuit is shown in Figure 18.




Figure 18. Typical Application Circuit

#### DUAL SUPPLY APPLICATION

In portable, battery-powered electronics, separate power rails for the DSP or microcontroller core voltage,  $V_{(CORE)}$ , and I/O peripherals ( $V_{IO}$ ) are usually necessary. The TPS721xx family of LDO linear regulators is ideal for providing  $V_{(CORE)}$  for the DSP or microcontroller. As shown in Figure 19, two AAA batteries provide an input voltage to a boost converter and the TPS72115 LDO linear regulator. The batteries combine input voltage ranges from 3.0 V down to 1.8 V near the end of their useful lives. Therefore, a boost converter is necessary to provide the typical 3.3 V needed for  $V_{IO}$ , and the TPS72115 linear regulator provides a regulated  $V_{(CORE)}$  voltage, which in this example is 1.5 V. Although there is no explicit circuitry to perform power-up sequencing of first  $V_{(CORE)}$  then  $V_{IO}$ , the output of the linear regulator reaches its regulated voltage much faster (< 400 µs) than the output of any switching type boost converter due to the inherent slow start up of those types of converters. Assuming a boost converter with minimum  $V_{I}$  of 1.8 V is appropriately chosen, this power supply solution can be used over the entire life of the two off-the-shelf AAA batteries. Thus, this solution is very efficient and the design time and overall cost of the solution is minimized.

(2)

(3)

### **APPLICATION INFORMATION (continued)**




Figure 19. Dual Supply Application Circuit

#### **EXTERNAL CAPACITOR REQUIREMENTS**

A 0.1-µF ceramic bypass capacitor is required on both the input and output for stability. Larger capacitors improve transient response, noise rejection, and ripple rejection. A higher value electrolytic input capacitor may be necessary if large, fast rise time load transient are anticipated, and/or there is significant input resistance from the device to the input power supply.

#### POWER DISSIPATION AND JUNCTION TEMPERATURE

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature allowable without damaging the device is 150°C. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_D$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using Equation 1 :

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$
(1)

Where:

- $\bullet~~T_Jmax$  is the maximum allowable junction temperature.
- R<sub>0JA</sub> is the thermal resistance junction-to-ambient for the package; see the package dissipation rating table.
- T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using Equation 2:

$$\mathsf{P}_{\mathsf{D}} = \left(\mathsf{V}_{\mathsf{I}} - \mathsf{V}_{\mathsf{O}}\right) \times \mathsf{I}_{\mathsf{O}}$$

Power dissipation resulting from quiescent current is negligible.

### PROGRAMMING THE TPS72101 ADJUSTABLE LDO REGULATOR

The output voltage of the TPS72101 adjustable regulator is programmed using an external resistor divider as shown in Figure 20. The output voltage is calculated using Equation 3:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right)$$

Where:

• V<sub>ref</sub> = 1.225 V typ (the internal reference voltage)

#### **APPLICATION INFORMATION (continued)**

Resistors R1 and R2 should be chosen for approximately 10- $\mu$ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided, as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 k $\Omega$  to set the divider current at 10  $\mu$ A and then calculate R1 using Equation 4:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2$$

(4)

Where:

• V<sub>ref</sub> = 1.225 V.




Figure 20. TPS72101 Adjustable LDO Regulator Programming

#### **REGULATOR PROTECTION**

The TPS721xx pass element has a built-in back diode that safely conducts reverse current when the input voltage drops below the output voltage (for example, during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage is anticipated, external limiting might be appropriate.

The TPS721xx also features internal current limiting and thermal protection. During normal operation, the TPS721xx limits output current to approximately 350 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 170°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below 150°C, regulator operation resumes.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	. ,						(6)			· · ·	
TPS72101DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEKI	Samples
TPS72101DBVRG4	ACTIVE	SOT-23	DBV	5	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TPS72101DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEKI	Samples
TPS72115DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEII	Samples
TPS72115DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEII	Samples
TPS72115DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEII	Samples
TPS72115DBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEII	Samples
TPS72116DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PHFI	Samples
TPS72116DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PHFI	Samples
TPS72118DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEJI	Samples
TPS72118DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEJI	Samples
TPS72118DBVTG4	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEJI	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.



www.ti.com

# PACKAGE OPTION ADDENDUM

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS72101DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS72101DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS72115DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS72115DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS72116DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS72116DBVT	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS72118DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TPS72118DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2021



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS72101DBVR	SOT-23	DBV	5	3000	200.0	183.0	25.0
TPS72101DBVT	SOT-23	DBV	5	250	200.0	183.0	25.0
TPS72115DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS72115DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TPS72116DBVR	SOT-23	DBV	5	3000	200.0	183.0	25.0
TPS72116DBVT	SOT-23	DBV	5	250	200.0	183.0	25.0
TPS72118DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS72118DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0

# **DBV0005A**



# **PACKAGE OUTLINE**

# SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.



# DBV0005A

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DBV0005A

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated