



Order

Now







TS5A23167

SCDS195C - MAY 2005 - REVISED MARCH 2019

TS5A23167 0.9- Ω dual SPST analog switch 5-V, 3.3-V 2-channel analog switch

1 Features

- Isolation in Powered-Off Mode, $V_{+} = 0$
- Low ON-State Resistance (0.9 Ω)
- Control Inputs Are 5.5-V Tolerant
- Low Charge Injection
- Low Total Harmonic Distortion (THD)
- 1.65-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model(A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Cell Phones
- PDAs
- Portable Instrumentation
- Audio and Video Signal Routing
- Low-Voltage Data Acquisition Systems
- Communication Circuits
- Modems
- Hard Drives
- Computer Peripherals
- Wireless Terminals and Peripherals


3 Description

The TS5A23167 is a dual single-pole single-throw (SPST) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON-state resistance. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TS5A23167	VSSOP (8)	2.30 mm × 2.00 mm		
	DSBGA (8)	1.25 mm × 2.25mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic

Table of Contents

1	Feat	ures 1
2	Арр	lications1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6		cifications
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics for 5-V Supply 5
	6.6	Electrical Characteristics for 5-V Supply (continued)
	6.7	Electrical Characteristics for 3.3-V Supply
	6.8	Electrical Characteristics for 3.3-V Supply (continued)
	6.9	Electrical Characteristics for 2.5-V Supply9
	6.10	Electrical Characteristics for 2.5-V Supply (continued) 10
	6.11	Electrical Characteristics for 1.8-V Supply 11
	6.12	Electrical Characteristics for 1.8-V Supply (continued) 12
	6.13	Typical Characteristics 13

7	Para	meter Measurement Information	15
8	Deta	iled Description	19
	8.1	Overview	19
	8.2	Functional Block Diagram	19
	8.3	Feature Description	19
	8.4	Device Functional Modes	19
9	Арр	lication and Implementation	20
	9.1	Application Information	20
	9.2	Typical Application	20
10	Pow	ver Supply Recommendations	21
11	Lay	out	21
	11.1		
	11.2	Layout Example	21
12	Dev	ice and Documentation Support	22
	12.1		
	12.2	Receiving Notification of Documentation Updates	23
	12.3	Community Resources	23
	12.4	Trademarks	23
	12.5	Electrostatic Discharge Caution	23
	12.6	Glossary	23
13	Mec	hanical, Packaging, and Orderable	
		mation	23

4 **Revision History**

2

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision B (January 2019) to Revision C	Page
•	Changed pins NO1 and NO2 To: NC1 and NC2 in the Simplified Schematic	1
•	Changed pins NO1 and NO2 To: NC1 and NC2 in the Functional Block Diagram	19
•	Changed L From: Off To: On in Table 1	19
•	Changed H From: On To: Off in Table 1	19

Changes from Revision A (September 2012) to Revision B

•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Changed the DSBGA package pin numbers	3
		-

Changes from Original (May 2005) to Revision A

Submit Documentation Feedback


Updated package options information


Page

Page



5 Pin Configuration and Functions





Pin Functions

	PIN		TYPE	DESCRIPTION			
NAME	DCU NO.	DSBGA NO.	TIPE				
NC1	1	A1	I/O	Normally closed			
COM1	2	B1	I/O	Common			
IN2	3	C1	GND	Digital control pin to connect COM to NC			
GND	4	D1	I	Digital ground			
NC2	5	D2	I	Normally closed			
COM2	6	C2	I/O	Common			
IN1	7	B2	I/O	Digital control pin to connect COM to NC			
V+	8	A2	PWR	Power Supply			

6 Specifications

6.1 Absolute Maximum Ratings^{(1) (2)}

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V ₊	Supply voltage range ⁽³⁾		-0.5	6.5	V
V _{NC} V _{COM}	Analog voltage range ^{(3) (4) (5)}	$V_{NC}, V_{COM} < 0$	-0.5	V ₊ + 0.5	V
I _K	Analog port diode current	$V_{NC}, V_{COM} < 0$	-50		mA
I _{NC}	On-state switch current		-200	200	~
I _{COM} O	On-state peak switch current ⁽⁶⁾ $v_{NC}, v_{COM} = 0 \text{ to } v_+$		-400	400	mA
VI	Digital input voltage range ^{(3) (4)}		-0.5	6.5	V
I _{IK}	Digital clamp current	V ₁ < 0	-50		mA
I+	Continuous current through V ₊			100	mA
I _{GND}	Continuous current through GND		-100	100	mA
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(3) All voltages are with respect to ground, unless otherwise specified.

(4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(5) This value is limited to 5.5 V maximum.

(6) Pulse at 1-ms duration < 10% duty cycle.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	+2000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right)}$	+1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{I/O}	Input/output voltage	0	V ₊	V
V+	Supply voltage	1.65	5.5	V
VI	Control Input Voltage	0	5.5	V
T _A	Operating free-air temperature	-40	85	°C

6.4 Thermal Information

		8 PINS 8 PINS 212.2 98.0 °C 77.6 1.1 °C 91.7 26.8 °C er 7.1 0.6 °C		
	THERMAL METRIC ⁽¹⁾		UNIT	
		8 PINS	8 PINS	
$R_{ ext{ heta}JA}$	Junction-to-ambient thermal resistance	212.2	98.0	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	77.6	1.1	°C/W
$R_{ heta JB}$	Junction-to-board thermal resistance	91.7	26.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	7.1	0.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	91.1	26.7	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.



6.5 Electrical Characteristics for 5-V Supply⁽¹⁾

 $V_{+} = 4.5 \text{ V}$ to 5.5 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDI	TIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch		1							
Analog signal range	V _{COM} , V _{NC}					0		V+	V
Peak ON resistance	r _{peak}	$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C Full	4.5 V		0.9	1.1 1.2	Ω
ON-state resistance	r _{on}	$V_{\rm NC} = 2.5 \text{ V},$ $I_{\rm COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C	4.5 V		0.75	0.9	Ω
ON-state resistance		$V_{\rm NC} = 2.5 \rm V,$	Switch ON,	Full 25°C			0.04	1 0.1	
match between channels	Δr_{on}	$V_{\rm NC} = 2.3 V,$ $I_{\rm COM} = -100 \text{ mA},$	See Figure 13	Full	4.5 V			0.1	Ω
ON-state resistance		$\begin{array}{l} 0 \leq V_{NC} \leq V_{+}, \\ I_{COM} = -100 \text{ mA}, \end{array}$	Switch ON, See Figure 13	25°C			0.2		
flatness	r _{on(flat)}	V _{NC} = 1 V, 1.5 V, 2.5 V, I _{COM} = -100 mA,	Switch ON, See Figure 13	25°C Full	4.5 V		0.15	0.25 0.25	Ω
		$V_{\rm NC} = 1 \text{ V},$	3	25°C		0 V	4	20	
NC OFF leakage current	I _{NC(OFF)}	$ \begin{array}{l} V_{COM} = 4.5 \text{ V}, \\ \text{or} \\ V_{NC} = 4.5 \text{ V}, \\ V_{COM} = 1 \text{ V}, \end{array} $	Switch OFF, See Figure 14	Full	5.5 V	-150		150	nA
	L	V _{NC} = 0 to 5.5 V,	Switch OFF,	25°C	0 V	-10	0.2	10	μA
	INC(PWROFF)		See Figure 14	Full	~ •	-50		50	μ.,
СОМ	I _{COM(OFF)}	$V_{COM} = 1 V,$ $V_{NC} = 4.5 V,$ or $V_{COM} = 4.5 V,$	Switch OFF, See Figure 14	25°C Full	5.5 V	0 V -150	4	20 150	nA
OFF leakage current		V _{NC} = 1 V,		0500		10		10	
	I _{COM(PWROFF)}	$V_{COM} = 0$ to 5.5 V, $V_{NC} = 5.5$ V to 0,	Switch OFF, See Figure 14	25°C	0 V	-10	0.2	10	μΑ
		$V_{\rm NC} = 0.0 \text{V} \text{co} \text{c},$ $V_{\rm NC} = 1 \text{V},$	Coor iguro 11	Full 25°C		-50 -5	0.4	50 5	
NC ON leakage current	I _{NC(ON)}	$V_{COM} = Open,$ or $V_{NC} = 4.5 V,$ $V_{COM} = Open,$	Switch ON, See Figure 15	Full	5.5 V	-50	0.4	50	nA
		$V_{COM} = 1 V,$		25°C		-5	0.4	5	
COM ON leakage current	I _{COM(ON)}	$V_{NC} = Open,$ or $V_{COM} = 4.5 V,$ $V_{NC} = Open,$	Switch ON, See Figure 15	Full	5.5 V	-50		50	nA
Digital Control Inputs (IN1, IN2) ⁽²⁾									
Input logic high	V _{IH}			Full		2.4		5.5	V
Input logic low	V _{IL}			Full		0		0.8	V
Input leakage current	I _{IH} , I _{IL}	V _I = 5.5 V or 0		25°C Full	5.5 V	-2 -20	0.3	2 20	nA

(1)

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004. (2)

STRUMENTS

EXAS

6.6 Electrical Characteristics for 5-V Supply⁽¹⁾ (continued)

 $V_{+} = 4.5 \text{ V}$ to 5.5 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST C	ONDITIONS	T _A	V+	MIN	TYP	MAX	UNIT
Dynamic	I				L				
			0 25 pF	25°C	5 V	1	4.5	7.5	
Turn-on time	t _{ON}	$V_{COM} = V_+, \\ R_L = 50 \ \Omega,$	C _L = 35 pF, See Figure 17	Full	4.5 V to 5.5 V	1		9	ns
		., .,	0 05 5	25°C	5 V	4.5	8	11	
Turn-off time	t _{OFF}	$V_{COM} = V_+, \\ R_L = 50 \ \Omega,$	C _L = 35 pF, See Figure 17	Full	4.5 V to 5.5 V	3.5		13	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, See Figure 21	25°C	5 V		6		рС
NC OFF capacitance	C _{NC(OFF)}	$V_{NC} = V_+ \text{ or GND},$ Switch OFF,	See Figure 16	25°C	5 V		19		pF
COM OFF capacitance	C _{COM(OFF)}	$V_{COM} = V_{+} \text{ or GND},$ Switch OFF,	See Figure 16	25°C	5 V		18		pF
NC ON capacitance	C _{NC(ON)}	$V_{NC} = V_+ \text{ or GND},$ Switch ON,	See Figure 16	25°C	5 V		35.5		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{+} \text{ or GND},$ Switch ON,	See Figure 16	25°C	5 V		35.5		pF
Digital input capacitance	CI	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	5 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	5 V		150		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega,$ f = 1 MHz,	Switch OFF, See Figure 19	25°C	5 V		-62		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega,$ f = 1 MHz,	Switch ON, See Figure 20	25°C	5 V		-85		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 22	25°C	5 V		0.00 5		%
Supply				•					
Positive supply		V = V or CND	Switch ON or OFF	25°C	5.5 V		0.01	0.1	
current	I+	$V_1 = V_+ \text{ or GND},$	Switch ON OFF	Full	5.5 V			1	μA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



6.7 Electrical Characteristics for 3.3-V Supply⁽¹⁾

 $V_{+} = 3 \text{ V}$ to 3.6 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	DITIONS	T _A	V.	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V _{COM} , V _{NC}					0		V+	V
Peak ON resistance	r _{peak}	$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C Full	3 V		1.3	1.6 1.8	Ω
ON-state resistance	r _{on}	V _{NC} = 2 V, I _{COM} = -100 mA,	Switch ON, See Figure 13	25°C Full	3 V		1.1	1.5 1.7	Ω
ON-state resistance match between channels	Δr_{on}	V _{NC} = 2 V, 0.8 V, I _{COM} = -100 mA,	Switch ON, See Figure 13	25°C Full	3 V		0.04	0.1 0.1	Ω
ON-state resistance		$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C			0.3		
flatness	r _{on(flat)}	$V_{NC} = 2 V, 0.8 V,$ $I_{COM} = -100 mA,$	Switch ON, See Figure 13	25°C Full	3 V		0.15	0.25 0.25	Ω
		V _{NC} = 1 V,		25°C		-5	0.5	5	
NC OFF leakage current	I _{NC(OFF)}	$V_{COM} = 3 V,$ or $V_{NC} = 3 V,$ $V_{COM} = 1 V,$	Switch OFF, See Figure 14	Full	3.6 V	-50		50	nA
-		$V_{NC} = 0$ to 3.6 V,	Switch OFF,	25°C	0.14	-5	0.1	5	μA
	I _{NC(PWROFF)}	$V_{COM} = 3.6 V \text{ to } 0,$	See Figure 14	Full	0 V	-25		25	μA
		$V_{COM} = 1 V,$		25°C		-5	0.5	5	
COM OFF leakage current	I _{COM(OFF)}	$V_{NC} = 3 V,$ or $V_{COM} = 3 V,$ $V_{NC} = 1 V,$	Switch OFF, See Figure 14	Full	3.6 V	-50		50	nA
		$V_{COM} = 0$ to 3.6 V,	Switch OFF,	25°C	0.14	-5	0.1	5	•
	ICOM(PWROFF)	$V_{\rm NC} = 3.6 \ V \ {\rm to} \ 0,$	See Figure 14	Full	0 V	-25		25	μA
		$V_{NC} = 1 V,$		25°C		-2	0.3	2	
NC ON leakage current	I _{NC(ON)}	$V_{COM} = Open,$ or $V_{NC} = 3 V,$ $V_{COM} = Open,$	Switch ON, See Figure 15	Full	3.6 V	-20		20	nA
		$V_{COM} = 1 V,$		25°C		-2	0.3	2	
COM ON leakage current	I _{COM(ON)}	$\label{eq:VNC} \begin{array}{l} V_{NC} = Open, \\ or \\ V_{COM} = 3 \ V, \\ V_{NC} = Open, \end{array}$	Switch ON, See Figure 15	Full	3.6 V	-20		20	nA
Digital Control Inputs	(IN1, IN2) ⁽²⁾								
Input logic high	V _{IH}			Full		2		5.5	V
Input logic low	VIL			Full		0		0.8	V
Input leakage current	I _{IH} , I _{IL}	V _I = 5.5 V or 0		25°C Full	3.6 V	-2 -20	0.3	2 20	nA

(1)

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_{+} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004. (2)

NSTRUMENTS

ÈXAS

6.8 Electrical Characteristics for 3.3-V Supply⁽¹⁾ (continued)

 $V_{+} = 3 V$ to 3.6 V, $T_{A} = -40^{\circ}C$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	ONDITIONS	T _A	V+	MIN	TYP	MAX	UNIT
Dynamic		1							
			C ₁ = 35 pF,	25°C	3.3 V	1.5	5	9.5	
Turn-on time	t _{ON}	$V_{\rm COM} = V_+, \\ R_{\rm L} = 50 \ \Omega,$	$O_L = 35 \text{pr},$ See Figure 17	Full	3 V to 3.6 V	1.0		10	ns
			0 05 -5	25°C	3.3 V	4.5	8.5	11	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ R _L = 50 Ω,	C _L = 35 pF, See Figure 17	Full	3 V to 3.6 V	3		12.5	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, See Figure 21	25°C	3.3 V		6		рС
NC OFF capacitance	C _{NC(OFF)}	$V_{NC} = V_{+} \text{ or GND},$ Switch OFF,	See Figure 16	25°C	3.3 V		19.5		pF
COM OFF capacitance	C _{COM(OFF)}	$V_{COM} = V_+ \text{ or GND},$ Switch OFF,	See Figure 16	25°C	3.3 V		18.5		pF
NC ON capacitance	C _{NC(ON)}	$V_{NC} = V_{+} \text{ or GND},$ Switch ON,	See Figure 16	25°C	3.3 V		36		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_+ \text{ or GND},$ Switch ON,	See Figure 16	25°C	3.3 V		36		pF
Digital input capacitance	Cı	$V_I = V_+ \text{ or } GND,$	See Figure 16	25°C	3.3 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	3.3 V		150		MHz
OFF isolation	O _{ISO}		Switch OFF, See Figure 19	25°C	3.3 V		-62		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega,$ f = 1 MHz,	Switch ON, See Figure 20	25°C	3.3 V		-85		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 22	25°C	3.3 V		0.01		%
Supply						·			
Positive supply	Positive supply		Switch ON or OFF	25°C	3.6 V		0.001	0.05	
current	I+	$V_1 = V_+$ or GND,	Switch ON OFF	Full	3.0 V			0.3	μA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



6.9 Electrical Characteristics for 2.5-V Supply⁽¹⁾

 $V_{+} = 2.3 \text{ V}$ to 2.7 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	DITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V _{COM} , V _{NC}				2.3 V	0		V+	V
Peak ON resistance	r _{peak}	$\begin{array}{l} 0 \leq V_{\text{NC}} \leq V_{+}, \\ I_{\text{COM}} = -100 \text{ mA}, \end{array}$	Switch ON, See Figure 13	25°C Full	2.3 V		1.8	2.4 2.6	Ω
ON-state resistance	r _{on}	V _{NC} = 2 V, I _{COM} = -100 mA,	Switch ON, See Figure 13	25°C Full	2.3 V		1.2	2.1 2.4	Ω
ON-state resistance match between channels	Δr_{on}	V _{NC} = 2 V, 0.8 V, I _{COM} = -100 mA,	Switch ON, See Figure 13	25°C Full	2.3 V		0.04	0.15 0.15	Ω
ON-state resistance		$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C			0.7		
flatness	r _{on(flat)}	V _{NC} = 2 V, 0.8 V, I _{COM} = -100 mA,	Switch ON, See Figure 13	25°C Full	2.3 V		0.4	0.6 0.6	Ω
		V _{NC} = 1 V,		25°C		-5	0.3	5	
NC OFF leakage current	I _{NC(OFF)}	$V_{COM} = 3 V,$ or $V_{NC} = 3 V,$ $V_{COM} = 1 V,$	Switch OFF, See Figure 14	Full	2.7 V	-50		50	nA
	1	V _{NC} = 0 to 3.6 V,	Switch OFF,	25°C	0 V	-2	0.05	2	μA
	I _{NC(PWROFF)}	$V_{COM} = 3.6 V \text{ to } 0,$	See Figure 14	Full	0 0	-15		15	μA
	I _{COM(OFF)}	$V_{COM} = 1 V,$		25°C	_	-5	0.3	5	
COM OFF leakage current		$\label{eq:VNC} \begin{array}{l} V_{NC} = 3 \ V, \\ \text{or} \\ V_{COM} = 3 \ V, \\ V_{NC} = 1 \ V, \end{array}$	Switch OFF, See Figure 14	Full	2.7 V	-50		50	nA
		$V_{COM} = 0$ to 3.6 V,	Switch OFF, See Figure 14	25°C	0 V	-2	0.05	2	
	ICOM(PWROFF)	$V_{\rm NC} = 3.6 \ V \ {\rm to} \ 0,$		Full	0 0	-15		15	μA
		$V_{NC} = 1 V$,		25°C		-2	0.3	2	
NC ON leakage current	I _{NC(ON)}	$V_{COM} = Open,$ or $V_{NC} = 3 V,$ $V_{COM} = Open,$	Switch ON, See Figure 15	Full	2.7 V	-20		20	nA
		$V_{COM} = 1 V,$		25°C		-2	0.3	2	
COM ON leakage current	I _{COM(ON)}	$V_{NC} = Open,$ or $V_{COM} = 3 V,$ $V_{NC} = Open,$	Switch ON, See Figure 15	Full	2.7 V	-20		20	nA
Digital Control Inputs	(IN1, IN2) ⁽²⁾								
Input logic high	V _{IH}			Full		1.8		5.5	V
Input logic low	VIL			Full		0		0.6	V
Input leakage current	I _{IH} , I _{IL}	V _I = 5.5 V or 0		25°C Full	2.7 V	-2 -20	0.3	2 20	nA

(1)

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_{+} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004. (2)

NSTRUMENTS

EXAS

6.10 Electrical Characteristics for 2.5-V Supply⁽¹⁾ (continued)

 $V_{+} = 2.3 \text{ V}$ to 2.7 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	ONDITIONS	T _A	V+	MIN	TYP	MAX	UNIT
Dynamic		1							
			0 25 pF	25°C	2.5 V	2	6	10	
Turn-on time	t _{ON}	$V_{COM} = V_+, \\ R_L = 50 \ \Omega,$	C _L = 35 pF, See Figure 17	Full	2.3 V to 2.7 V	1		12	ns
			0 05 - 5	25°C	2.5 V	4.5	8	12.5	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ R _L = 50 Ω,	$C_L = 35 \text{ pF},$ See Figure 17	Full	2.3 V to 2.7 V	3		15	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, See Figure 21	25°C	2.5 V		4		рС
NC OFF capacitance	C _{NC(OFF)}	$V_{NC} = V_{+} \text{ or GND},$ Switch OFF,	See Figure 16	25°C	2.5 V		19.5		pF
COM OFF capacitance	C _{COM(OFF)}	$V_{COM} = V_+ \text{ or GND},$ Switch OFF,	See Figure 16	25°C	2.5 V		18.5		pF
NC ON capacitance	C _{NC(ON)}	$V_{NC} = V_{+} \text{ or GND},$ Switch ON,	See Figure 16	25°C	2.5 V		36.5		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_+ \text{ or GND},$ Switch ON,	See Figure 16	25°C	2.5 V		36.5		pF
Digital input capacitance	CI	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	2.5 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	2.5 V		150		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega,$ f = 1 MHz,	Switch OFF, See Figure 19	25°C	2.5 V		-62		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega,$ f = 1 MHz,	Switch ON, See Figure 20	25°C	3.3 V		-85		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 22	25°C	2.5 V		0.02		%
Supply		·				•			
Positive supply	1	$V_1 = V_1$ or GND,	Switch ON or OFF	25°C	2.7 V		0.001	0.02	
current	I ₊	$v_1 = v_+$ or GND,	Switch ON OFF	Full	2.1 V			0.25	μA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



6.11 Electrical Characteristics for 1.8-V Supply⁽¹⁾

 $V_{+} = 1.65$ V to 1.95 V, $T_{A} = -40^{\circ}$ C to 85°C (unless otherwise noted))

PARAMETER	SYMBOL	TEST CON	DITIONS	T _A	V.	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	V _{COM} , V _{NC}					0		V+	V
Peak ON resistance	r _{peak}	$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C Full	1.65 V		4.2	25 30	Ω
ON-state resistance	r _{on}	V _{NC} = 2 V, I _{COM} = -100 mA,	Switch ON, See Figure 13	25°C Full	1.65 V		1.6	3.9 4.0	Ω
ON-state resistance match between	Δr_{on}	V _{NC} = 2 V, 0.8 V, I _{COM} = -100 mA,	Switch ON, See Figure 13	25°C Full	1.65 V		0.04	0.2 0.2	Ω
channels ON-state resistance		$0 \le V_{NC} \le V_+,$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 13	25°C			2.8	0.2	
flatness	r _{on(flat)}	V _{NC} = 2 V, 0.8 V, I _{COM} = -100 mA,	Switch ON, See Figure 13	25°C Full	1.65 V		4.1	22 27	Ω
		V _{NC} = 1 V,		25°C		-5		5	
NC OFF leakage current	I _{NC(OFF)}	$V_{COM} = 3 V,$ or $V_{NC} = 3 V,$ $V_{COM} = 1 V,$	Switch OFF, See Figure 14	Full	1.95 V	-50		50	nA
		$V_{NC} = 0$ to 3.6 V,	Switch OFF,	25°C	0.14	-2		2	μA
	I _{NC} (PWROFF)	$V_{COM} = 3.6 V \text{ to } 0,$	See Figure 14	Full	0 V	-10		10	μA
	I _{COM(OFF)}	$V_{COM} = 1 V,$		25°C		-5		5	
COM OFF leakage current		$V_{NC} = 3 V,$ or $V_{COM} = 3 V,$ $V_{NC} = 1 V,$	Switch OFF, See Figure 14	Full	1.95 V	-50		50	nA
		$V_{COM} = 0$ to 3.6 V,	Switch OFF,	25°C	- 0 V	-2		2	μΑ
	ICOM(PWROFF)	$V_{\rm NC} = 3.6 \ V \ {\rm to} \ 0,$	See Figure 14	Full	0 V	-10		10	
		$V_{NC} = 1 V,$		25°C		-2		2	
NC ON leakage current	I _{NC(ON)}	$V_{COM} = Open,$ or $V_{NC} = 3 V,$ $V_{COM} = Open,$	Switch ON, See Figure 15	Full	1.95 V	-20		20	nA
		$V_{COM} = 1 V,$		25°C		-2		2	
COM ON leakage current	I _{COM(ON)}	$\label{eq:VNC} \begin{array}{l} V_{NC} = Open, \\ or \\ V_{COM} = 3 \ V, \\ V_{NC} = Open, \end{array}$	Switch ON, See Figure 15	Full	1.95 V	-20		20	nA
Digital Control Inputs	(IN1, IN2) ⁽²⁾								
Input logic high	V _{IH}			Full		1.5		5.5	V
Input logic low	VIL			Full		0		0.6	V
Input leakage current	I _{IH} , I _{IL}	V _I = 5.5 V or 0		25°C Full	1.95 V	-2 -20	0.3	2 20	nA

(1)

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at V_{+} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004. (2)

STRUMENTS

EXAS

6.12 Electrical Characteristics for 1.8-V Supply⁽¹⁾ (continued)


 $V_{+} = 1.65$ V to 1.95 V, $T_{A} = -40^{\circ}$ C to 85°C (unless otherwise noted))

PARAMETER	ER SYMBOL TEST CONDITIONS		NDITIONS	T _A	V+	MIN	TYP	MAX	UNIT
Dynamic	-							1	
		$\lambda = \lambda$	C = 25 pE	25°C	1.8 V	3	9	18	
Turn-on time	t _{ON}	$V_{COM} = V_+, \\ R_L = 50 \ \Omega,$	C _L = 35 pF, See Figure 17	Full	1.65 V to 1.95 V	1		20	ns
			0 25 25	25°C	1.8 V	5	10	15.5	
Turn-off time	t _{OFF}	$V_{COM} = V_+, \\ R_L = 50 \ \Omega,$	C _L = 35 pF, See Figure 17	Full	1.65 V to 1.95 V	4		18.5	ns
Charge injection	Q _C	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C _L = 1 nF, See Figure 21	25°C	1.8 V		2		рС
NC OFF capacitance	C _{NC(OFF)}	$V_{NC} = V_{+} \text{ or GND},$ Switch OFF,	See Figure 16	25°C	1.8 V		19.5		pF
COM OFF capacitance	C _{COM(OFF)}	$V_{COM} = V_+ \text{ or GND},$ Switch OFF,	See Figure 16	25°C	1.8 V		18.5		pF
NC ON capacitance	C _{NC(ON)}	$V_{NC} = V_{+} \text{ or GND},$ Switch ON,	See Figure 16	25°C	1.8 V		36.5		pF
COM ON capacitance	C _{COM(ON)}	$V_{COM} = V_{+} \text{ or GND},$ Switch ON,	See Figure 16	25°C	1.8 V		36.5		pF
Digital input capacitance	CI	$V_I = V_+ \text{ or GND},$	See Figure 16	25°C	1.8 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$, Switch ON,	See Figure 18	25°C	1.8 V		150		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega,$ f = 1 MHz,	Switch OFF, See Figure 19	25°C	1.8 V		-62		dB
Crosstalk	X _{TALK}	R _L = 50 Ω, f = 1 MHz,	Switch ON, See Figure 20	25°C	1.8 V		-85		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz See Figure 22	25°C	1.8 V		0.05 5		%
Supply									
Positive supply current	I ₊	$V_{I} = V_{+}$ or GND,	Switch ON or OFF	25°C	1.95 V		0.00 1	0.01	μA
current	-			Full					

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



6.13 Typical Characteristics




TS5A23167 SCDS195C – MAY 2005 – REVISED MARCH 2019




www.ti.com

Typical Characteristics (continued)





Typical Characteristics (continued)



7 Parameter Measurement Information





Figure 16. ON-State Resistance (ron)


TEXAS INSTRUMENTS

www.ti.com

Parameter Measurement Information (continued)



OFF-State Leakage Current Channel OFF $V_{I} = V_{IH} \text{ or } V_{IL}$








Figure 18. ON-State Leakage Current (I_{COM(ON)}, I_{NC(ON)})









Parameter Measurement Information (continued)



- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_f < 5 ns, t_f < 5 ns.
- (2) C_L includes probe and jig capacitance.

Figure 20. Turnon (t_{ON}) and Turnoff Time (t_{OFF})







Channel OFF: NO to COM

Network Analyzer Setup Source Power = 0 dBm

(632-mV P-P at 50-Ω load)


DC Bias = 350 mV

 $V_I = V_+ \text{ or } GND$

TEXAS INSTRUMENTS

www.ti.com


Parameter Measurement Information (continued)




(1) C_{L} includes probe and jig capacitance.

(2) All input pulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}, Z_0 = 50 \Omega, t_r < 5 \text{ ns}, t_f < 5 \text{ ns}.$

Figure 24. Charge Injection (Q_c)



(1) C_L includes probe and jig capacitance.






8 Detailed Description

8.1 Overview

The TS5A23167 is a dual single-pole single-throw (SPST) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON-state resistance. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications. Table 2 shows the descriptions of each parameter specified in the datasheet.

8.2 Functional Block Diagram



8.3 Feature Description

Tolerant control inputs allow 5-V logic levels to be present on the IN pin at any value of V_{CC}. Low ON-resistance allows minimal signal distortion through device.

8.4 Device Functional Modes

Table 1 shows the functional modes for TS5A23167.

IN	NC TO COM, COM TO NC
L	ON
Н	OFF

Table 1. Function Table

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS5A23167 dual SPST analog switch is a basic component that could be used in any electrical system design. One example application is a gain selector, which is described in the *Typical Application* section.

9.2 Typical Application




Figure 26. Gain-Control Circuit for OP Amplifier

9.2.1 Design Requirements

By selecting values of R1 and R2, such that $Rx >> r_{on(x)}$, r_{on} of TS5A23167 can be ignored. The gain of op amp can be calculated as follow:

Vo / VI = 1+ R / R3	(1)
$R = (R1+r_{on(1)}) (R2+r_{on(2)})$	(2)

9.2.2 Detailed Design Procedure

Place a switch in series with the input of the op amp. Because the op amp input impedance is very large, a switch on $r_{on(1)}$ is irrelevant.





Typical Application (continued)

9.2.3 Application Curve




Figure 27. Power-Supply Current vs Temperature ($V_{+} = 5 V$)

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.


Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F bypass capacitor is recommended. If there are multiple pins labeled V_{CC}, then a 0.01- μ F or 0.022- μ F capacitor is recommended for each V_{CC} because the VCC pins will be tied together internally. For devices with dual supply pins operating at different voltages, for example V_{CC} and V_{DD}, a 0.1- μ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self–inductance of the trace — resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to turn corners. Figure 28 shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

11.2 Layout Example





12 Device and Documentation Support

12.1 Device Support

12.1.1 Device Nomenclature

Table 2. Par	ameter Description
--------------	--------------------

SYMBOL	DESCRIPTION
V _{COM}	Voltage at COM
V _{NC}	Voltage at NC
r _{on}	Resistance between COM and NC ports when the channel is ON
r _{peak}	Peak on-state resistance over a specified voltage range
r _{on∆}	Difference of r _{on} between channels in a specific device
r _{on(flat)}	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I _{NC(OFF)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state under worst-case input and output conditions
I _{NC(PWROFF)}	Leakage current measured at the NC port during the power-down condition, $V_{+} = 0$
I _{COM(OFF)}	Leakage current measured at the COM port, with the corresponding channel (COM to NC) in the OFF state under worst- case input and output conditions
ICOM(PWROFF)	Leakage current measured at the COM port during the power-down condition, $V_{+} = 0$
I _{NC(ON)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) open
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (COM to NC) in the ON state and the output (NC) open
V _{IH}	Minimum input voltage for logic high for the control input (IN)
V _{IL}	Maximum input voltage for logic low for the control input (IN)
VI	Voltage at the control input (IN)
I _{IH} , I _{IL}	Leakage current measured at the control input (IN)
t _{ON}	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NC) signal when the switch is turning ON.
t _{OFF}	Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NC) signal when the switch is turning OFF.
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NC or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance, and ΔV_{COM} is the change in analog output voltage.
C _{NC(OFF)}	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF
C _{COM(OFF)}	Capacitance at the COM port when the corresponding channel (COM to NC) is OFF
C _{NC(ON)}	Capacitance at the NC port when the corresponding channel (NC to COM) is ON
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NC) is ON
CI	Capacitance of control input (IN)
O _{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NC to COM) in the OFF state.
X _{TALK}	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an adjacent ON channel (NC1 to NC2). This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
THD	Total harmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to the absolute magnitude of the fundamental harmonic.
l ₊	Static power-supply current with the control (IN) pin at V ₊ or GND



12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TS5A23167DCUR	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(JAPQ, JAPR)	Samples
TS5A23167DCURG4	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAPR	Samples
TS5A23167YZPR	ACTIVE	DSBGA	YZP	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	J8N	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A23167DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TS5A23167DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TS5A23167YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Jul-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A23167DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
TS5A23167DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
TS5A23167YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

YZP0008



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



YZP0008

EXAMPLE BOARD LAYOUT

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



YZP0008

EXAMPLE STENCIL DESIGN

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-187 variation CA.





- NOTES: A. All linear dimensions are in millimeters. В. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated