

ADVANCED UNIVERSAL SERIAL BUS TRANSCEIVERS

Check for Samples: TUSB1105, TUSB1106

FEATURES

- Compatible With Universal Serial Bus Specification Rev. 2.0
- Transmit and Receive Serial Data at Both Full-Speed (12-Mbit/s) and Low-Speed (1.5-Mbit/s) Data Rates
- Integrated Bypassable 5-V to 3.3-V Voltage Regulator for Powering Via USB V_{BUS}
- V_{BUS} Disconnection Indication Through V_P and V_M
- Used as USB Device Transceiver or USB Host Transceiver
- Stable RCV Output During SE0 Condition
- Two Single-Ended Receivers With Hysteresis
- Low-Power Operation, Ideal for Portable Equipment

- Support I/O Voltage Range From 1.65 V to 3.6 V
- IEC-61000-4-2 ESD Compliant
 - ±9-kV Contact-Discharge Model (D+, D-, V_{CC(5.0)})
 - ±15-kV Human-Body Model (D+, D-, V_{CC(5.0)})
- TUSB1105 Available in Quad Flat No-Lead (QFN) Package; TUSB1106 Available in QFN and Thin Shrink Small-Outline Package (TSSOP)

APPLICATIONS

- Mobile Phones
- Personal Digital Assistants (PDAs)
- Information Appliances (IAs)
- Digital Still Cameras (DSCs)

DESCRIPTION/ORDERING INFORMATION

The TUSB1105 and TUSB1106 universal serial bus (USB) transceivers are compliant with the Universal Serial Bus Specification Rev. 2.0. These devices can transmit and receive serial data at both full-speed (12-Mbit/s) and low-speed (1.5-Mbit/s) data rates. The TUSB1105 and TUSB1106 can be used as USB device transceivers or USB host transceivers.

The devices allow USB application-specific ICs (ASICs) and programmable logic devices (PLDs), with power-supply voltages from 1.65 V to 3.6 V, to interface with the physical layer (PHY) of the universal serial bus. They have an integrated 5-V to 3.3-V voltage regulator for direct powering via the USB supply VBUS.

The TUSB1105 allows single-ended and differential input modes selectable by a mode (MODE) input and is available in RGT and RTZ packages. The TUSB1106 allows only differential input mode and is available in PW, RGT, RSV, and RTZ packages.

The TUSB1105 and TUSB1106 are ideal for portable electronic devices, such as mobile phones, personal digital assistants, information appliances, and digital still cameras.

ORDERING INFORMATION

T _A	PACH	(AGE ⁽¹⁾ (2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	OFN DOT	Dool of 2000	TUSB1105RGTR	ZYB
	QFN – RGT	Reel of 3000	TUSB1106RGTR	ZYC
	OFN DT7	Dool of 2000	TUSB1105RTZR	ZYB
	QFN – RTZ	Reel of 3000	TUSB1106RTZR	ZYC
	QFN - RSV	Reel of 3000	TUSB1106RSVR	ZYC
	TSSOP - PW	Reel of 2000	TUSB1106PWR	TU1106

⁽¹⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.


⁽²⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




TUSB1105 PACKAGES






TUSB1106 PACKAGES











RTZ PACKAGE (BOTTOM VIEW)




PW PACKAGE (TOP VIEW)





FUNCTIONAL BLOCK DIAGRAM



- A. Connect to D- for low-speed operation and to D+ for high-speed operation.
- B. Pin function depends on device type.
- C. TUSB1105 only

Table 1. TERMINAL FUNCTIONS

	TERMINAL						
NAME ⁽¹⁾	TUSE PIN		TUSB1106 PIN NO.		I/O	DESCRIPTION	
	RGT	RTZ	PW RTZ				
ŌĒ	1	1	3	1	1	Output enable (CMOS level with respect to $V_{\text{CC(I/O)}}$, active LOW). Enables the transceiver to transmit data on the USB bus input pad. Push pull, CMOS.	
RCV	2	2	4	2	0	Differential data receiver (CMOS level with respect to $V_{CC(I/O)}$). Driven LOW when input SUSPND is HIGH. The output state of RCV is preserved and stable during an SE0 condition output pad. Push pull, 4-mA output drive, CMOS.	
VP	3	3	5	3	0	Single-ended D+ receiver (CMOS level with respect to V). For external detection of single-ended zero (SE0), error conditions, speed of connected device. Driven HIGH when no supply voltage is connected to $V_{\text{CC}(5.0)}$ and $V_{\text{reg}(3.3)}$ output pad. Push pull, 4-mA output drive, CMOS.	
VM	4	4	6	4	0	Single-ended D– receiver (CMOS level with respect to $V_{CC(I/O)}$). For external detection of single-ended zero (SE0), error conditions, speed of connected device. Driven HIGH when no supply voltage is connected to $V_{CC(5.0)}$ and $V_{reg(3.3)}$ output pad. Push pull, 4-mA output drive, CMOS.	
SUSPND	5	5	7	5	ı	Suspend (CMOS level with respect to $V_{\text{CC(I/O)}}$). A HIGH level enables low-power state while the USB bus is inactive and drives output RCV to a LOW-level input pad. Push pull, CMOS.	
MODE	6	6			1	Mode (CMOS level with respect to V _{CC(I/O)}). A HIGH level enables the differential input mode (VPO, VMO), whereas a LOW level enables a single-ended input mode (VO, FSE0). See Table 5 and Table 6 input pad. Push pull, CMOS.	

(1) Terminal names with an overscore (e.g., NAME) indicate active LOW signals.



Table 1. TERMINAL FUNCTIONS (continued)

	TE	RMINAL						
NAME ⁽¹⁾		31105 NO.		31106 NO.	I/O	DESCRIPTION		
	RGT	RTZ	PW	RTZ				
GND	Die pad	Die pad	8	6		Ground supply ⁽²⁾		
V _{CC(I/O)}	7	7	9	7		Supply voltage for digital I/O pins (1.65 to 3.6 V). When $V_{\text{CC}(I/O)}$ is not connected, the D+ and D– pins are in 3-state. This supply pin is independent of $V_{\text{CC}(5.0)}$ and $V_{\text{reg}(3.3)}$ and must never exceed the $V_{\text{reg}(3.3)}$ voltage.		
SPEED	8	8	10	8	1	Speed selection (CMOS level with respect to $V_{CC(I/O)}$). Adjusts the slew rate of differential data outputs D+ and D- according to the transmission speed. Input pad, push pull, CMOS. LOW – low speed (1.5 Mbit/s) HIGH – full speed (12 Mbit/s)		
D-	9	9	11	9	AI/O	Negative USB data bus connection (analog, differential). For low-speed mode, connect to pin $V_{\text{pu}(3.3)}$ via a 1.5-k Ω resistor.		
D+	10	10	12	10	AI/O	Positive USB data bus connection (analog, differential). For full-speed mode, connect to pin $V_{\text{pu}(3.3)}$ via a 1.5-k Ω resistor.		
VPO/VO	11	11			I	Driver data (CMOS level with respect to V _{CC(I/O)} , Schmitt trigger). See		
VPO			13	11		Driving Function Table (pin \overline{OE} = L) using single-ended input data interface for TUSB1105 (pin MODE = L), and Driving Function Table (pin \overline{OE} = L) using differential input data interface for TUSB1105 (pin MODE = H) and TUSB1106 input pad. Push pull, CMOS.		
VMO/FSE0	12	12			I	Driver data (CMOS level with respect to V _{CC(I/O)} , Schmitt trigger). See		
VMO			14	12		Driving Function Table (pin \overline{OE} = L) using single-ended input data interface for TUSB1105 (pin MODE = L), and Driving Function Table (pin \overline{OE} = L) using differential input data interface for TUSB1105 (pin MODE = H) and TUSB1106 input pad. Push pull, CMOS.		
V _{reg(3.3)}	13	13	15	13		Internal regulator option. Regulated supply-voltage output (3 V to 3.6 V) during 5-V operation. A decoupling capacitor of at least 0.1 mF is required for the regulator bypass option. Used as a supply-voltage input for 3.3 V \pm 10% operation.		
V _{CC(5.0)}	14	14	16	14		Internal regulator option. Supply-voltage input (4 V to 5.5 V). Can be connected directly to USB supply VBUS regulator bypass option. Connect to $V_{\text{reg}(3.3)}$.		
V _{pu(3.3)}	15	15	1	15		Pullup supply voltage (3.3 V \pm 10%). Connect an external 1.5-k Ω resistor on D+ (full speed) or D– (low speed). Pin function is controlled by input SOFTCON. SOFTCON = LOW – V _{pu(3.3)} floating (high impedance), ensures zero pullup current SOFTCON = HIGH – V _{pu(3.3)} = 3.3 V, internally connected to V _{reg(3.3)}		
SOFTCON	16	16	2	16	I	Software-controlled USB connection. A HIGH level applies 3.3 V to pin $V_{pu(3.3)}$, which is connected to an external 1.5-k Ω pullup resistor. This allows USB connect/disconnect signaling to be controlled by software input pad. Push pull, CMOS.		

(2) TUSB1105 ground terminal is connected to the exposed die pad (heat sink). The package die pad is open on the TUSB1106.

Submit Documentation Feedback



FUNCTIONAL DESCRIPTION

Function Selection

Table 2. FUNCTION TABLE

SUSPND	ŌĒ	D+, D-	RCV	VP, VM	FUNCTION
L	L	Driving and receiving	Active	Active	Normal driving (differential receiver active)
L	Н	Receiving ⁽¹⁾	Active	Active	Receiving
Н	L	Driving	Inactive (2)	Active	Driving during suspend ⁽³⁾ (differential receiver inactive)
Н	Н	High-Z ⁽¹⁾	Inactive (2)	Active	Low-power state

- (1) Signal levels on D+ and D- are determined by other USB devices and external pullup/pulldown resistors.
- (2) In suspend mode (SUSPND = HIGH) the differential receiver is inactive and output RCV is always LOW. Out of suspend (K), signaling is detected via the single-ended receivers VP and VM.
- (3) During suspend, the slew-rate control circuit of low-speed operation is disabled. The D+ and D- lines are still driven to their intended states, without slew-rate control. This is permitted because driving during suspend is used to signal remote wakeup by driving a K signal (one transition from idle to K state) for a period of 1 ms to 15 ms.

Operating Functions

Table 3. FUNCTION TABLES

Driving Function (Pin \overline{OE} = L) Using Single-Ended Input Data Interface for TUSB1105 (Pin MODE = L)

FSE0	VO	DATA	DATA	STATE
FSEU	VO	DATA	LOW SPEED	FULL SPEED
L	L	Differential logic 0	J	К
L	Н	Differential logic 1	K	J
Н	L	SE0	Х	Х
Н	Н	SE0	Х	Х

Table 4. Driving Function (Pin \overline{OE} = L) Using Differential Input Data Interface for TUSB1105 (Pin MODE = H) and TUSB1106

VMO VI	VPO	DATA	DATA STATE		
VIVIO		DATA	LOW SPEED	FULL SPEED	
L	L	SE0	Х	Х	
Н	L	Differential logic 0	J	К	
L	Н	Differential logic 1	K	J	
Н	Н	Illegal state	Х	Х	



Table 5. Receiving Function (Pin $\overline{OE} = H$)

				DATA STATE		
D+, D-	RCV	VP ⁽¹⁾	VM ⁽¹⁾	LOW SPEED	FULL SPEED	
Differential logic 0	L	L	Н	J	К	
Differential logic 1	Н	Н	L	К	J	
SE0	RCV*(2)	L	L	Х	Х	

- VP = VM = H indicates the sharing mode (V_{CC(5.0)} and V_{reg(3.3)} are disconnected).
- (2) RCV* denotes the signal level on output RCV just before SE0 state occurs. This level is stable during the SE0 period.

Power-Supply Configurations

The TUSB1105/1106 can be used with different power-supply configurations, which can be dynamically changed. An overview is given in Table 7.

- Normal mode Both V_{CC(I/O)} and V_{CC(5.0)} or (V_{CC(5.0)} and V_{reg(3.3)}) are connected. For 5-V operation, V_{CC(5.0)} is connected to a 5-V source (4 V to 5.5 V). The internal voltage regulator then produces 3.3 V for the USB connections. For 3.3-V operation, both V_{CC(5.0)} and V_{reg(3.3)} are connected to a 3.3-V source (3 V to 3.6 V). V_{CC(I/O)} is independently connected to a voltage source (1.65 V to 3.6 V), depending on the supply voltage of the external circuit.
- Disable mode V_{CC(I/O)} is not connected, V_{CC(5.0)} or (V_{CC(5.0)} and V_{reg(3.3)}) are connected. In this mode, the internal circuits of the TUSB1105 and TUSB1106 ensure that the D+ and D- pins are in 3-state and the power consumption drops to the low-power (suspended) state level. Some hysteresis is built into the detection of V_{CC(I/O)} lost.
- Sharing mode $V_{CC(I/O)}$ is connected, ($V_{CC(5.0)}$ and $V_{reg(3.3)}$) are not connected. In this mode, the D+ and D– pins are made 3-state and the TUSB1105 and TUSB1106 allow external signals of up to 3.6 V to share the D+ and D– lines. The internal circuits of the TUSB1105 and TUSB1106 ensure that virtually no current (maximum 10 μ A) is drawn via the D+ and D– lines. The power consumption through $V_{CC(I/O)}$ drops to the low-power (suspended) state level. Both the VP and VM pins are driven HIGH to indicate this mode. Pin RCV is made LOW. Some hysteresis is built into the detection of $V_{reg(3.3)}$ lost.

Table 6. Pin States in Disable or Sharing Mode

PINS	DISABLE-MODE STATE	SHARING-MODE STATE
V _{CC(5.0)} /V _{reg(3.3)}	5-V input/3.3-V output, 3.3-V input/3.3-V input	Not present
V _{CC(I/O)}	Not present	1.65-V to 3.6-V input
V _{pu(3.3)}	High impedance (off)	High impedance (off)
D+, D-	High impedance	High impedance
VP, VM	Invalid ⁽¹⁾	Н
RCV	Invalid ⁽¹⁾	L
Inputs (VO/VPO, FSE0/VMO, SPEED, MODE ⁽²⁾ , SUSPND, OE, SOFTCON)	High impedance	High impedance

- (1) High impedance or driven LOW
- (2) TUSB1105 only

Table 7. Power-Supply Configuration Overview

V _{CC(5.0)} or V _{reg(3.3)}	V _{CC(I/O)}	CONFIGURATION	SPECIAL CHARACTERISTICS
Connected	Connected	Normal mode	
Connected	Not connected	Disable mode	D+, D–, and V _{pu(3.3)} are in high impedance. VP, VM, and RCV are invalid. (1)
Not connected	Connected	Sharing mode	D+, D-, and V _{pu(3.3)} are in high impedance. VP and VM are driven HIGH. RCV is driven LOW.

(1) High impedance or driven LOW

Submit Documentation Feedback



Power-Supply Input Options

The TUSB1105 and TUSB1106 have two power-supply input options.

- Internal regulator V_{CC(5.0)} is connected to 4 V to 5.5 V. The internal regulator is used to supply the internal circuitry with 3.3 V (nominal). V_{reg(3.3)} becomes a 3.3-V output reference.
- Regulator bypass $V_{CC(5.0)}$ and $V_{reg(3.3)}$ are connected to the same supply. The internal regulator is bypassed and the internal circuitry is supplied directly from the $V_{reg(3.3)}$ power supply. The voltage range is 3 V to 3.6 V to comply with the USB specification.

The supply-voltage range for each input option is specified in Table 8.

Table 8. Power-Supply Input Options

INPUT OPTION	V _{CC(5.0)}	V _{REG(3.3)}	V _{CC(I/O)}
Internal regulator	Supply input for internal regulator (4 V to 5.5 V)	Voltage-reference output (3.3 V, 300 μA)	Supply input for digital I/O pins (1.65 V to 3.6 V)
Regulator bypass	Connected to V _{reg(3.3)} with maximum voltage drop of 0.3 V (2.7 V to 3.6 V)	Supply input (3 V to 3.6 V)	Supply input for digital I/O pins (1.65 V to 3.6 V)

Electrostatic Discharge (ESD)

PARAMETER	TEST CONDITIONS	TYP	UNIT
D. D. V. and CND	Human-Body Model	±15	141/
D+, D-, V _{CC(5.0)} , and GND	IEC-61000-4-2, Contact Discharge	±8	kV
All other pins	Human-Body Model	7	kV

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC(5.0)}	Supply voltage range		-0.5	6	V
V _{I(I/O)}	Supply voltage range		-0.5	4.6	V
V _{CCreg(3.3)}	Regulated voltage range		-0.5	4.6	V
VI	DC input voltage		-0.5	V _{CC(I/O)} + 0.5	V
I _{IK}	Input clamp current	$V_I = -1.8 \text{ V to } 5.4 \text{ V}$		100	mA
T _{stg}	Storage temperature range		-40	125	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC(5.0)}	Supply voltage, internal regulator option	5-V operation	4	5	5.5	V
V _{CCreg(3.3)}	Supply voltage, regulator bypass option	3	3.3	3.6	V	
V _{CC(I/O)}	I/O supply voltage	1.65		3.6	V	
VI	I/O supply voltage		0		V _{CC(I/O)}	V
V _{I/O}	Input voltage on analog I/O pins (D+, D-)	0		3.6	V	
T _c	Junction temperature		-40		85	°C

Submit Documentation Feedback



Static Electrical Characteristics – Supply Pins

over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

	PARAMETER	TEST CON	MIN	TYP	MAX	UNIT	
V _{reg(3.3)}	Regulated supply-voltage output	Internal regulator option, I _{load}	3	3.3	3.6	V	
I _{CC}	Operating supply current	Full-speed transmitting and re $C_L = 50$ pF on D+ and D- $^{(3)}$		6	8	mA	
I _{CC(I/O)}	Operating I/O supply current	Full-speed transmitting and re	Full-speed transmitting and receiving at 12 Mbit/s ⁽³⁾				mA
I _{CC(idle)}	Supply current during full-speed idle and SE0				500	μА	
I _{CC(I/O)(static)}	Static I/O supply current	Full-speed idle, SE0 or suspe		10	22	μΑ	
I _{CC(susp)}	Suspend supply current	SUSPND = HIGH ⁽⁴⁾		10	22	μΑ	
I _{CC(dis)}	Disable-mode supply current	V _{CC(I/O)} not connected ⁽⁴⁾		10	22	μΑ	
I _{CC(I/O)(sharing)}	Sharing-mode I/O supply current	V _{CC(5.0)} or V _{reg(3.3)} not connect		10	22	μΑ	
I _{Dx(sharing)}	Sharing-mode load current on D+ and D-	$V_{CC(5.0)}$ or $V_{reg(3.3)}$ not connect SOFTCON = LOW, $V_{Dx} = 3.6$			10	μА	
· · ·	Regulated supply-voltage	$1.65 \text{ V} \le V_{CC(I/O)} \le V_{reg(3.3)},$	Supply lost during power down			0.8	
V _{reg(3.3)th}	detection threshold	$2.7 \text{ V} \le \text{V}_{\text{reg}(3.3)} \le 3.6 \text{ V}$	Supply detect during power up ⁽⁵⁾	2.4			V
V _{reg(3.3)hys}	Regulated supply-voltage detection hysteresis	V _{CC(I/O)} = 1.8 V			0.45		V
V	I/O supply-voltage	V = 27 V to 26 V	Supply lost during power down			0.5	V
$V_{CC(I/O)th}$	detection threshold	V _{reg(3.3)} = 2.7 V to 3.6 V Supply detect during power up		1.4			V
V _{CC(I/O)hys}	I/O supply-voltage detection hysteresis	V _{reg(3.3)} = 3.3 V		0.45		V	

 I_{load} includes the pullup resistor current via $V_{pu(3.3)}$. In suspend mode, the typical voltage is 2.8 V. Maximum value is characterized only, not tested in production.

Excluding any load current and $V_{pu(3.3)}/V_{sw}$ source current to the 1.5-k Ω and 15-k Ω pullup and pulldown resistors (200 μ A typ) When $V_{CC(I/O)}$ < 2.7 V, the minimum value for $V_{reg(3.3)th}$ (present) is 2 V.



Static Electrical Characteristics - Digital Pins

over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC(I/O)}	MIN	MAX	UNIT	
V_{IL}	LOW-level input voltage		1.65 V to 3.6 V		0.3 V _{CC(I/O)}	V	
V _{IH}	HIGH-level input voltage		1.65 V to 3.6 V	0.6 V _{CC(I/O)}		V	
		I _{OL} = 100 μA	4.05.7/+= 2.0.7/		0.15		
		I _{OL} = 2 mA	1.65 V to 3.6 V		0.4		
		I _{OL} = 100 μA	4.0.1/ 0.45.1/		0.15		
V _{OL}	LOW love Levels and well-	I _{OL} = 2 mA	1.8 V ± 0.15 V		0.4	V	
	LOW-level output voltage	I _{OL} = 100 μA	251/.021/		0.15		
		$I_{OL} = 2 \text{ mA}$ 2.5 V ± 0.2 V		0.4			
		I _{OL} = 100 μA	0.01/ 0.01/		0.15		
		I _{OL} = 2 mA	3.3 V ± 0.3 V		0.4		
		I _{OH} = 100 μA	1 CE V to 2 C V	V _{CC(I/O)} - 0.15			
		$I_{OH} = 2 \text{ mA}$	1.65 V to 3.6 V	V _{CC(I/O)} - 0.4			
		$I_{OH} = 100 \mu A$	1.0.1/ . 0.45.1/	1.5			
.,	LUCI Llaval avitavit valta sa	I _{OH} = 2 mA	1.8 V ± 0.15 V	1.25		V	
V_{OH}	HIGH-level output voltage	I _{OH} = 100 μA	251/.021/	2.15		V	
		I _{OH} = 2 mA	2.5 V ± 0.2 V	1.9			
		I _{OH} = 100 μA	227.027	2.85			
		I _{OH} = 2 mA	3.3 V ± 0.3 V	2.6			
ILI	Input leakage current			-1	1	μА	
C _{IN}	Input capacitance	Pin to GND			3.5	pF	



Static Electrical Characteristics – Analog I/O Pins

over recommended ranges of operating free-air temperature and supply voltage, V_{CC} = 4 V to 5.5 V or $V_{reg(3.3)}$ = 3 V to 3.6 V, V_{GND} = 0 V, T_A = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{DI}	Differential input sensitivity	$ V_{I(D+)} - V_{I(D-)} $	0.2			V
V _{CM}	Differential common-mode voltage	Includes V _{DI} range	0.8		2.5	V
V _{IL}	LOW-level input voltage, single-ended receiver		2		8.0	V
V _{IH}	HIGH-level input voltage, single-ended receiver		0.4			V
V _{hys}	Hysteresis voltage, single-ended receiver				0.7	V
V _{OL}	LOW-level output voltage	$R_L = 1.5 \text{ k}\Omega \text{ to } 3.6 \text{ V}$			0.3	V
V _{OH}	HIGH-level output voltage	$R_L = 1.5 \text{ k}\Omega \text{ to GND}$	2.8 ⁽¹⁾		3.6	V
I _{LZ}	OFF-state leakage current				1	μА
C _{IN}	Transceiver capacitance	Pin to GND			25	pF
Z _{DRV}	Driver output impedance	Steady-state drive	34 ⁽²⁾	39	44	Ω
Z _{INP}	Input impedance		10			МΩ
R _{SW}	Internal switch resistance at V _{pu(3.3)}				13	Ω
V_{TERM}	Termination voltage for upstream port pullup (RPU)		3 ⁽³⁾ (4)		3.6	V

Submit Documentation Feedback

 $[\]rm V_{OH(min)} = \rm V_{reg(3.3)} - 0.2~V$ Includes external resistors of 33 Ω ±1% on both D+ and D– This voltage is available at $\rm V_{reg(3.3)}$ and $\rm V_{pu(3.3)}$. In suspend mode, the minimum voltage is 2.7 V. (2)



Dynamic Electrical Characteristics – Analog I/O Pins (D+, D-)⁽¹⁾ (2) Driver Characteristics, Full-Speed Mode

over recommended ranges of operating free-air temperature and supply voltage, $V_{CC} = 4 \text{ V}$ to 5.5 V or $V_{reg(3.3)} = 3 \text{ V}$ to 3.6 V, $V_{CC(I/O)} = 1.65 \text{ V}$ to 3.6 V, $V_{GND} = 0 \text{ V}$, see Table 10 for valid voltage level combinations, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t _{FR}	Rise time	$C_L = 50 \text{ pF to } 125 \text{ pF},$ 10% to 90% of $ V_{OH} - V_{OL} $ (see Figure 1)	4	20	ns
t _{FF}	Fall time	$C_L = 50 \text{ pF to } 125 \text{ pF},$ 90% to 10% of $ V_{OH} - V_{OL} $ (see Figure 1)	4	20	ns
FRFM	Differential rise/fall time matching (t _{FR} /t _{FF})	Excluding the first transition from idle state	90	111.1	%
V _{CRS}	Output signal crossover voltage	Excluding the first transition from idle state (see Figure 10)	1.3	2	V

⁽¹⁾ Test circuit, see Figure 13

Dynamic Electrical Characteristics – Analog I/O Pins (D+, D-)⁽¹⁾ (2) Driver Characteristics, Low-Speed Mode

over recommended ranges of operating free-air temperature and supply voltage, $V_{CC} = 4 \text{ V}$ to 5.5 V or $V_{\text{reg}(3.3)} = 3 \text{ V}$ to 3.6 V, $V_{CC(I/O)} = 1.65 \text{ V}$ to 3.6 V, $V_{GND} = 0 \text{ V}$, see Table 10 for valid voltage level combinations, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t _{LR}	Rise time	$C_L = 200 \text{ pF to } 600 \text{ pF},$ 10% to 90% of $ V_{OH} - V_{OL} $ (see Figure 1)	75	300	ns
t _{LF}	Fall time	$C_L = 200 \text{ pF to } 600 \text{ pF},$ 90% to 10% of $ V_{OH} - V_{OL} $ (see Figure 1)	75	300	ns
LRFM	Differential rise/fall time matching (t _{LR} /t _{LF})	Excluding the first transition from idle state	80	125	%
V_{CRS}	Output signal crossover voltage	Excluding the first transition from idle state (see Figure 10)	1.3	2	V

⁽¹⁾ Test circuit, see Figure 13

Dynamic Electrical Characteristics – Analog I/O Pins (D+, D-)⁽¹⁾ (2) Driver Timing, Full-Speed Mode

over recommended ranges of operating free-air temperature and supply voltage, $V_{CC} = 4 \text{ V}$ to 5.5 V or $V_{\text{reg}(3.3)} = 3 \text{ V}$ to 3.6 V, $V_{CC(I/O)} = 1.65 \text{ V}$ to 3.6 V, $V_{GND} = 0 \text{ V}$, see Table 10 for valid voltage level combinations, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER	TEGT COMPITIONS		
	TEST CONDITIONS M	IN MAX	UNIT
t _{PLH(drv)} Driver propagation delay	to HIGH (see Figure 4)	18	
t _{PHL(drv)} (VO/VPO, FŠE0/VMO to D+, D–)	I to LOW (see Figure 4)	18	ns
t _{PHZ} Driver disable delay (OF to D. D.)	I to OFF (see Figure 2)	15	
Driver disable delay (OE to D+, D-)	to OFF (see Figure 2)	15	ns
t _{PZH} Driver and the delay (OF to D. D.)	to HIGH (see Figure 2)	15	
t _{PZL} Driver enable delay (\overline{OE} to D+, D–)	to LOW (see Figure 2)	15	ns

⁽¹⁾ Test circuit, see Figure 13

⁽²⁾ Driver timing in low-speed mode is not specified. Low-speed delay timings are dominated by the slow rise/fall times t_{i.R.} and t_{i.F.}

⁽²⁾ Driver timing in low-speed mode is not specified. Low-speed delay timings are dominated by the slow rise/fall times t_{LR} and t_{LF}.

⁽²⁾ Driver timing in low-speed mode is not specified. Low-speed delay timings are dominated by the slow rise/fall times t_{LR} and t_{LF}.



Dynamic Electrical Characteristics for Analog I/O Pins (D+, D-)⁽¹⁾ Receiver Timing, Full-Speed and Low-Speed Mode, Differential Receiver

over recommended ranges of operating free-air temperature and supply voltage, $V_{CC} = 4 \text{ V}$ to 5.5 V or $V_{\text{reg}(3.3)} = 3 \text{ V}$ to 3.6 V, $V_{CC(I/O)} = 1.65 \text{ V}$ to 3.6 V, $V_{GND} = 0 \text{ V}$, see Table 10 for valid voltage level combinations, $T_A = -40 ^{\circ}\text{C}$ to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
t _{PLH(rcv)}	Propagation dolor (D. D. to BCV)	LOW to HIGH (see Figure 3)	15	20
t _{PHL(rcv)}	Propagation delay (D+, D- to RCV)	HIGH to LOW (see Figure 3)	15	ns

(1) Test circuit, see Figure 13

Dynamic Electrical Characteristics for Analog I/O Pins (D+, D-)⁽¹⁾ Receiver Timing, Full-Speed and Low-Speed Mode, Single-Ended Receiver

over recommended ranges of operating free-air temperature and supply voltage, $V_{CC} = 4 \text{ V}$ to 5.5 V or $V_{\text{reg}(3.3)} = 3 \text{ V}$ to 3.6 V, $V_{CC(I/O)} = 1.65 \text{ V}$ to 3.6 V, $V_{GND} = 0 \text{ V}$, see Table 10 for valid voltage level combinations, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t _{PLH(se)}	Propagation delay (D+, D- to VP, VIVI)	LOW to HIGH (see Figure 3)		18	ns
t _{PHL(se)}		HIGH to LOW (see Figure 3)		18	

(1) Test circuit, see Figure 13




Figure 1. Rise and Fall Times




Figure 3. D+, D- to RCV, VP, VM




Figure 2. OE to D+, D-




Figure 4. VO/VPO, FSE0/VMO to D+, D-

Submit Documentation Feedback



APPLICATION INFORMATION




Figure 5. Load for Enable and Disable Times

- A. $V = 0 V \text{ for } t_{PZH}, t_{PHZ}$
- B. $V = V_{reg(3.3)}$ for t_{PZL} , t_{PLZ}




Figure 6. Load for VM, VP, and RCV




Figure 7. Load for D+, D-

- A. Full-speed mode: connected to D+
- B. Low-speed mode: Connected to D-
- C. Load capacitance:
 - C_L = 50 pF or 125 pF (full-speed mode, minimum or maximum timing)
 - C_L = 200 pF or 600 pF (low-speed mode, minimum or maximum timing)
- A. Only for TUSB1105






Figure 8. Peripheral-Side (Full-Speed) Regulator Bypass Mode

Peripheral-Side (Full-Speed) Regulator Bypass Mode

This mode is applicable when there is a 3.3-V supply already available on the board. The V_{BUS} pin of the USB connector, if left unused at the peripheral side, should be terminated with a 0.1- μ F capacitor. While operating at full speed, the 1.5-k Ω resistor must be connected between the D+ line and $V_{PU(3.3)}$ or an external 3.3-V supply. When the $V_{CC(5.0)}$ and the $V_{reg(3.3)}$ are connected together, the device operates at regulator bypass mode. This enables power savings since the regulator is turned off.

A. Only for TUSB1105






Figure 9. Peripheral-Side (Low-Speed) Regulator Bypass Mode

Peripheral-Side (Low-Speed) Regulator Bypass Mode

This mode is applicable when there is a 3.3-V supply already available on the board. The V_{BUS} pin of the USB connector, if left unused at the peripheral side, should be terminated with a 0.1- μ F capacitor. While operating at low speed, the 1.5-k Ω resistor must to be connected between the D– line and $V_{PU(3.3)}$ or an external 3.3-V supply. When the $V_{CC(5.0)}$ and the $V_{reg(3.3)}$ are connected together, the device operates at regulator bypass mode. This enables power savings since the regulator is turned off.






Figure 10. Peripheral-Side (Full-Speed) Internal Regulator Mode

A. Only for TUSB1105

Peripheral-Side (Full-Speed) Internal Regulator Mode

The USB side of the TUSB1105/1106 can be powered from the V_{BUS} line directly if a 3.3-V supply is not present on board. In this case, the internal regulator can be used to provide the 3.3-V supply for USB signaling. The $V_{CC(5.0)}$ is connected to the V_{BUS} , which receives 5-V supply from the host, and generates the 3.3-V output at the $V_{reg(3.3)}$ pin. In this mode, it is important that both $V_{CC(5.0)}$ and $V_{reg(3.3)}$ pins have individual bypass capacitors in the range of 0.1 μ F. Powering $V_{CC(5.0)}$ through the V_{BUS} port of the USB connector realizes significant power saving for portable applications, such as cell phones, PDAs, etc. In this operating mode, the $I_{CC(5.0)}$ current is fed from the host. The USB-side power consumption, $I_{CC(5.0)}$ is 4 mA (with the regulator active), as opposed to logic-side $I_{CC(10)}$ of 1 mA under full-speed operation. While operating at full speed, the 1.5-k Ω resistor must be connected between the D+ line and the $V_{PU(3.3)}$ or an external 3.3-V supply.






Figure 11. Peripheral-Side (Low-Speed) Internal Regulator Mode

A. Only for TUSB1105

Peripheral-Side (Low-Speed) Internal Regulator Mode

The USB side of the TUSB1105/1106 can be powered from the V_{BUS} line directly if a 3.3-V supply is not present on board. In this case, the internal regulator can be used to provide the 3.3-V supply for the USB signaling. The $V_{CC(5.0)}$ is connected to the V_{BUS} , which receives 5-V supply from the host, and generates the 3.3-V output at the $V_{reg(3.3)}$ pin. In this mode, it is important that both $V_{CC(5.0)}$ and $V_{reg(3.3)}$ pins have individual bypass capacitors in the range of 0.1 μ F. Powering $V_{CC(5.0)}$ through the V_{BUS} port of the USB connector realizes significant power saving for portable applications, such as cell phones, PDAs, etc. In this operating mode, the $I_{CC(5.0)}$ current is fed from the host side. The USB-side power consumption, $I_{CC(5.0)}$ is 4 mA (with the regulator active), as opposed to logic-side $I_{CC(IO)}$ of 1 mA under full-speed operation. While operating at low speed, the 1.5-k Ω resistor must be connected between the D- line and the $V_{PU(3.3)}$ or an external 3.3-V supply.

A. Only for TUSB1105






Figure 12. Host Side (V_{CC(5.0)} Supplied From V_{BUS} Pin)

Host Side (V_{CC(5.0)} Supplied From V_{BUS} Pin)

If there is no 3.3-V supply on board, an external 5-V supply can support the USB-side power needs. When the $V_{\text{CC}(5.0)}$ is connected to an external 5-V supply, the on-chip regulator generates the 3.3-V internal supply rail, which is used to drive the USB signaling levels at the USB side of the TUSB1105/1106. The logic-side I/Os can operate at any voltage range from 1.65 V to 3.6 V.

A. Only for TUSB1105






Figure 13. Host-Side (3.3-V Supply Present) Internal Regulator Bypass Mode

Host-Side (3.3-V Supply Present) Internal Regulator Bypass Mode

If a 3.3-V supply supports the USB-side power, $V_{CC(5.0)}$ and $V_{reg(3.3)}$ must to be tied together and connected to a 3.3-V supply. It also makes the regulator inactive.

www.ti.com 13-Jul-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
THORALOSEDOTE	A OT!) /F	VOEN	DOT		0000	D 110 0 0	(6)		40.4.05	73.70	
TUSB1105RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZYB	Samples
TUSB1105RGTRG4	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZYB	Samples
TUSB1105RTZR	ACTIVE	WQFN	RTZ	16	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	ZYB	Samples
TUSB1106PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TU1106	Samples
TUSB1106PWRG4	ACTIVE	TSSOP	PW	16	2000	TBD	Call TI	Call TI	-40 to 85		Samples
TUSB1106RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZYC	Samples
TUSB1106RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZYC	Samples
TUSB1106RTZR	ACTIVE	WQFN	RTZ	16	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	ZYC	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

PACKAGE OPTION ADDENDUM

www.ti.com 13-Jul-2022

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TUSB1106:

Automotive: TUSB1106-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB1105RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TUSB1105RTZR	WQFN	RTZ	16	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TUSB1106PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TUSB1106RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TUSB1106RSVR	UQFN	RSV	16	3000	180.0	12.4	2.1	2.9	0.75	4.0	12.0	Q1
TUSB1106RTZR	WQFN	RTZ	16	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2



www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB1105RGTR	VQFN	RGT	16	3000	346.0	346.0	35.0
TUSB1105RTZR	WQFN	RTZ	16	3000	346.0	346.0	35.0
TUSB1106PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
TUSB1106RGTR	VQFN	RGT	16	3000	346.0	346.0	35.0
TUSB1106RSVR	UQFN	RSV	16	3000	203.0	203.0	35.0
TUSB1106RTZR	WQFN	RTZ	16	3000	346.0	346.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





ULTRA THIN QUAD FLATPACK - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.



ULTRA THIN QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated